04649ec133
The information about where the manufacturer puts the bad block markers inside the bad block and in the OOB data is stored in different places. Let's move this information to nand_chip.options and nand_chip.badblockpos. As this chip-specific information is not directly related to the bad block table (BBT), we also rename the flags to NAND_BBM_*. Signed-off-by: Frieder Schrempf <frieder.schrempf@kontron.de> Reviewed-by: Miquel Raynal <miquel.raynal@bootlin.com> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
57 lines
1.7 KiB
C
57 lines
1.7 KiB
C
/*
|
|
* Copyright (C) 2017 Free Electrons
|
|
* Copyright (C) 2017 NextThing Co
|
|
*
|
|
* Author: Boris Brezillon <boris.brezillon@free-electrons.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include "internals.h"
|
|
|
|
static void amd_nand_decode_id(struct nand_chip *chip)
|
|
{
|
|
struct mtd_info *mtd = nand_to_mtd(chip);
|
|
struct nand_memory_organization *memorg;
|
|
|
|
memorg = nanddev_get_memorg(&chip->base);
|
|
|
|
nand_decode_ext_id(chip);
|
|
|
|
/*
|
|
* Check for Spansion/AMD ID + repeating 5th, 6th byte since
|
|
* some Spansion chips have erasesize that conflicts with size
|
|
* listed in nand_ids table.
|
|
* Data sheet (5 byte ID): Spansion S30ML-P ORNAND (p.39)
|
|
*/
|
|
if (chip->id.data[4] != 0x00 && chip->id.data[5] == 0x00 &&
|
|
chip->id.data[6] == 0x00 && chip->id.data[7] == 0x00 &&
|
|
memorg->pagesize == 512) {
|
|
memorg->pages_per_eraseblock = 256;
|
|
memorg->pages_per_eraseblock <<= ((chip->id.data[3] & 0x03) << 1);
|
|
mtd->erasesize = memorg->pages_per_eraseblock *
|
|
memorg->pagesize;
|
|
}
|
|
}
|
|
|
|
static int amd_nand_init(struct nand_chip *chip)
|
|
{
|
|
if (nand_is_slc(chip))
|
|
chip->options |= NAND_BBM_SECONDPAGE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
const struct nand_manufacturer_ops amd_nand_manuf_ops = {
|
|
.detect = amd_nand_decode_id,
|
|
.init = amd_nand_init,
|
|
};
|