cxgb3: More flexible support for PHY interrupts.
Do not require PHY interrupts to be connected to GPIs in ascending order. Base interrupt availability both on PHYs supporting them and on GPIs being hooked up. Allows boards to specify interrupt GPIs though the PHYs don't use them. Remove spurious PHY interrupts due to clearing T3DBG interrupts before setting their polarity. Signed-off-by: Divy Le Ray <divy@chelsio.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:

committed by
David S. Miller

parent
044979827e
commit
f231e0a5a2
@@ -573,6 +573,10 @@
|
||||
#define V_GPIO10(x) ((x) << S_GPIO10)
|
||||
#define F_GPIO10 V_GPIO10(1U)
|
||||
|
||||
#define S_GPIO9 9
|
||||
#define V_GPIO9(x) ((x) << S_GPIO9)
|
||||
#define F_GPIO9 V_GPIO9(1U)
|
||||
|
||||
#define S_GPIO7 7
|
||||
#define V_GPIO7(x) ((x) << S_GPIO7)
|
||||
#define F_GPIO7 V_GPIO7(1U)
|
||||
|
Reference in New Issue
Block a user