xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

IB/hns: Fix for Checkpatch.pl comment style errors

Browse Source 
This patch correct the comment style errors caught by
checkpatch.pl script

Signed-off-by: Salil Mehta  <salil.mehta@huawei.com>
Signed-off-by: Doug Ledford <dledford@redhat.com>
This commit is contained in:
Salil
2016-11-23 19:41:09 +00:00
committed by Doug Ledford
parent 8254746978
commit e84e40be8e
6 changed files with 66 additions and 66 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/infiniband/hw/hns/hns_roce_device.h
View File

@@ -201,9 +201,9 @@ struct hns_roce_bitmap {
/* Order = 0: bitmap is biggest, order = max bitmap is least (only a bit) */ /* Order = 0: bitmap is biggest, order = max bitmap is least (only a bit) */
/* Every bit repesent to a partner free/used status in bitmap */ /* Every bit repesent to a partner free/used status in bitmap */
/* /*
* Initial, bits of other bitmap are all 0 except that a bit of max_order is 1 * Initial, bits of other bitmap are all 0 except that a bit of max_order is 1
* Bit = 1 represent to idle and available; bit = 0: not available * Bit = 1 represent to idle and available; bit = 0: not available
*/ */
struct hns_roce_buddy { struct hns_roce_buddy {
/* Members point to every order level bitmap */ /* Members point to every order level bitmap */
unsigned long **bits; unsigned long **bits;

4
drivers/infiniband/hw/hns/hns_roce_hw_v1.c
View File

@@ -1473,7 +1473,7 @@ void hns_roce_v1_write_cqc(struct hns_roce_dev *hr_dev,
roce_set_bit(cq_context->cqc_byte_32, roce_set_bit(cq_context->cqc_byte_32,
CQ_CQNTEXT_CQC_BYTE_32_TYPE_OF_COMPLETION_NOTIFICATION_S, CQ_CQNTEXT_CQC_BYTE_32_TYPE_OF_COMPLETION_NOTIFICATION_S,
0); 0);
/*The initial value of cq's ci is 0 */ /* The initial value of cq's ci is 0 */
roce_set_field(cq_context->cqc_byte_32, roce_set_field(cq_context->cqc_byte_32,
CQ_CONTEXT_CQC_BYTE_32_CQ_CONS_IDX_M, CQ_CONTEXT_CQC_BYTE_32_CQ_CONS_IDX_M,
CQ_CONTEXT_CQC_BYTE_32_CQ_CONS_IDX_S, 0); CQ_CONTEXT_CQC_BYTE_32_CQ_CONS_IDX_S, 0);
@@ -2072,7 +2072,7 @@ static int hns_roce_v1_m_qp(struct ib_qp *ibqp, const struct ib_qp_attr *attr,
} }
/* /*
*Reset to init * Reset to init
* Mandatory param: * Mandatory param:
* IB_QP_STATE | IB_QP_PKEY_INDEX | IB_QP_PORT | IB_QP_ACCESS_FLAGS * IB_QP_STATE | IB_QP_PKEY_INDEX | IB_QP_PORT | IB_QP_ACCESS_FLAGS
* Optional param: NA * Optional param: NA

24
drivers/infiniband/hw/hns/hns_roce_main.c
View File

@@ -773,10 +773,10 @@ err_unmap_mtt:
} }
/** /**
* hns_roce_setup_hca - setup host channel adapter * hns_roce_setup_hca - setup host channel adapter
* @hr_dev: pointer to hns roce device * @hr_dev: pointer to hns roce device
* Return : int * Return : int
*/ */
static int hns_roce_setup_hca(struct hns_roce_dev *hr_dev) static int hns_roce_setup_hca(struct hns_roce_dev *hr_dev)
{ {
int ret; int ret;
@@ -841,11 +841,11 @@ err_uar_table_free:
} }
/** /**
* hns_roce_probe - RoCE driver entrance * hns_roce_probe - RoCE driver entrance
* @pdev: pointer to platform device * @pdev: pointer to platform device
* Return : int * Return : int
* *
*/ */
static int hns_roce_probe(struct platform_device *pdev) static int hns_roce_probe(struct platform_device *pdev)
{ {
int ret; int ret;
@@ -958,9 +958,9 @@ error_failed_get_cfg:
} }
/** /**
* hns_roce_remove - remove RoCE device * hns_roce_remove - remove RoCE device
* @pdev: pointer to platform device * @pdev: pointer to platform device
*/ */
static int hns_roce_remove(struct platform_device *pdev) static int hns_roce_remove(struct platform_device *pdev)
{ {
struct hns_roce_dev *hr_dev = platform_get_drvdata(pdev); struct hns_roce_dev *hr_dev = platform_get_drvdata(pdev);