Merge branches 'clk-imx', 'clk-samsung', 'clk-ti', 'clk-uniphier-gear' and 'clk-mmp2-lcdc' into clk-next
- Split LCDC into two clks on the Marvell MMP2 SoC * clk-imx: clk: imx8mq: add GPIO clocks to clock tree clk: imx: Refactor entire sccg pll clk clk: imx: scu: add cpu frequency scaling support clk: imx: imx8mm: Mark init function __init clk: imx8mq: Add the missing ARM clock dt-bindings: imx8mq-clock: Add the missing ARM clock clk: imx: imx8mq: Fix the rate propagation for arm pll clk: imx8mq: Add support for the CLKO1 clock clk: imx8mq: Fix the CLKO2 source select list clk: imx8mq: Add missing M4 clocks clk: imx: Add clock driver support for imx8mm dt-bindings: imx: Add clock binding doc for imx8mm clk: imx: Add PLLs driver for imx8mm soc clk: imx5: add imx5_SCC2_IPG_GATE clk: imx: scu: add set parent support clk: imx: scu: add fallback compatible string support clk: imx8mq: Make parent names arrays const pointers clk: imx: Make parents const pointer in mux wrappers clk: imx: Make parent_names const pointer in composite-8m * clk-samsung: clk: samsung: s3c2443: Mark expected switch fall-through clk: samsung: exynos5: Fix kfree() of const memory on setting driver_override clk: samsung: exynos5: Fix possible NULL pointer exception on platform_device_alloc() failure clk: samsung: exynos5433: Add selected IMEM clocks clk: samsung: dt-bindings: Document Exynos5433 IMEM CMU clk: samsung: exynos5433: Fix name typo in sssx clk: samsung: exynos5433: Fix definition of CLK_ACLK_IMEM_{200, 266} clocks clk: samsung: dt-bindings: Add Exynos5433 IMEM CMU clock IDs * clk-ti: clk: clk-twl6040: Fix imprecise external abort for pdmclk ARM: OMAP2+: hwmod: disable ick autoidling when a hwmod requires that clk: ti: check clock type before doing autoidle ops clk: ti: add a usecount for autoidle clk: ti: generalize the init sequence of clk_hw_omap clocks clk: ti: remove usage of CLK_IS_BASIC clk: ti: add new API for checking if a provided clock is an OMAP clock clk: ti: move clk_hw_omap list handling under generic part of the driver * clk-uniphier-gear: clk: uniphier: Fix update register for CPU-gear * clk-mmp2-lcdc: clk: mmp2: separate LCDC peripheral clk form the display clock dt-bindings: marvell,mmp2: Add clock id for the LCDC clock
This commit is contained in:
@@ -1002,8 +1002,10 @@ static int _enable_clocks(struct omap_hwmod *oh)
|
||||
clk_enable(oh->_clk);
|
||||
|
||||
list_for_each_entry(os, &oh->slave_ports, node) {
|
||||
if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
|
||||
if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE)) {
|
||||
omap2_clk_deny_idle(os->_clk);
|
||||
clk_enable(os->_clk);
|
||||
}
|
||||
}
|
||||
|
||||
/* The opt clocks are controlled by the device driver. */
|
||||
@@ -1055,8 +1057,10 @@ static int _disable_clocks(struct omap_hwmod *oh)
|
||||
clk_disable(oh->_clk);
|
||||
|
||||
list_for_each_entry(os, &oh->slave_ports, node) {
|
||||
if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
|
||||
if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE)) {
|
||||
clk_disable(os->_clk);
|
||||
omap2_clk_allow_idle(os->_clk);
|
||||
}
|
||||
}
|
||||
|
||||
if (oh->flags & HWMOD_OPT_CLKS_NEEDED)
|
||||
@@ -2436,9 +2440,13 @@ static void _setup_iclk_autoidle(struct omap_hwmod *oh)
|
||||
continue;
|
||||
|
||||
if (os->flags & OCPIF_SWSUP_IDLE) {
|
||||
/* XXX omap_iclk_deny_idle(c); */
|
||||
/*
|
||||
* we might have multiple users of one iclk with
|
||||
* different requirements, disable autoidle when
|
||||
* the module is enabled, e.g. dss iclk
|
||||
*/
|
||||
} else {
|
||||
/* XXX omap_iclk_allow_idle(c); */
|
||||
/* we are enabling autoidle afterwards anyways */
|
||||
clk_enable(os->_clk);
|
||||
}
|
||||
}
|
||||
|
Reference in New Issue
Block a user