xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

drm/i915/tgl: Fix doc not corresponding to code

Browse Source 
Replace PLLs names used in documentation to that used in the code.

Cc: Vandita Kulkarni <vandita.kulkarni@intel.com>
Fixes: 68ff39c3f8 ("drm/i915/tgl: Add new pll ids")
Signed-off-by: Anna Karas <anna.karas@intel.com>
Reviewed-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20190926123559.15717-1-anna.karas@intel.com
(cherry picked from commit d328bd4f90)
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
This commit is contained in:
Anna Karas
2019-09-26 15:35:59 +03:00
committed by Rodrigo Vivi
parent d6d5df1db6
commit dd7ebe6787
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/gpu/drm/i915/display/intel_dpll_mgr.h
View File

@@ -147,11 +147,11 @@ enum intel_dpll_id {
*/ */
DPLL_ID_ICL_MGPLL4 = 6, DPLL_ID_ICL_MGPLL4 = 6,
/** /**
* @DPLL_ID_TGL_TCPLL5: TGL TC PLL port 5 (TC5) * @DPLL_ID_TGL_MGPLL5: TGL TC PLL port 5 (TC5)
*/ */
DPLL_ID_TGL_MGPLL5 = 7, DPLL_ID_TGL_MGPLL5 = 7,
/** /**
* @DPLL_ID_TGL_TCPLL6: TGL TC PLL port 6 (TC6) * @DPLL_ID_TGL_MGPLL6: TGL TC PLL port 6 (TC6)
*/ */
DPLL_ID_TGL_MGPLL6 = 8, DPLL_ID_TGL_MGPLL6 = 8,
}; };