ath10k: fix some of the macro definitions of HTT_RX_IND message
Only five bits are defined to pass tid information in HTT_RX_IND message, so the mask which can be used to extract tid should be 0x1f instead of the current 0x3f. Also, macros which can be used to extract flush_valid and release_valid bits have to be left shifted one bit less because these information follow the tid right after. This patch does not really fix anything functionally because these macros are not used currently. Signed-off-by: Vasanthakumar Thiagarajan <vthiagar@qti.qualcomm.com> Signed-off-by: Kalle Valo <kvalo@qca.qualcomm.com>
This commit is contained in:

committed by
Kalle Valo

parent
6847f96733
commit
dc73787b8b
@@ -485,10 +485,10 @@ struct htt_mgmt_tx_completion {
|
||||
__le32 status;
|
||||
} __packed;
|
||||
|
||||
#define HTT_RX_INDICATION_INFO0_EXT_TID_MASK (0x3F)
|
||||
#define HTT_RX_INDICATION_INFO0_EXT_TID_MASK (0x1F)
|
||||
#define HTT_RX_INDICATION_INFO0_EXT_TID_LSB (0)
|
||||
#define HTT_RX_INDICATION_INFO0_FLUSH_VALID (1 << 6)
|
||||
#define HTT_RX_INDICATION_INFO0_RELEASE_VALID (1 << 7)
|
||||
#define HTT_RX_INDICATION_INFO0_FLUSH_VALID (1 << 5)
|
||||
#define HTT_RX_INDICATION_INFO0_RELEASE_VALID (1 << 6)
|
||||
|
||||
#define HTT_RX_INDICATION_INFO1_FLUSH_START_SEQNO_MASK 0x0000003F
|
||||
#define HTT_RX_INDICATION_INFO1_FLUSH_START_SEQNO_LSB 0
|
||||
|
Reference in New Issue
Block a user