Merge tag 'samsung-dt64-4.11-3' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into next/late
Pull "Samsung DeviceTree ARM64 update for v4.11, third round" from Krzysztof Kozłowski: 1. Add necessary initial configuration for clocks of display subsystem. Till now it worked mostly thanks to bootloader. 2. Use macro definitions instead of hard-coded values for pinctrl on Exynos7. 3. Enable USB 3.0 (DWC3) on Exynos7. * tag 'samsung-dt64-4.11-3' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux: (27 commits) arm64: dts: exynos: Add regulators for Vbus and Vbus-Boost arm64: dts: exynos: Add USB 3.0 controller node for Exynos7 arm64: dts: exynos: Use macros for pinctrl configuration on Exynos7 pinctrl: dt-bindings: samsung: Add Exynos7 specific pinctrl macro definitions arm64: dts: exynos: Add initial configuration for DISP clocks for TM2/TM2e clk: samsung: exynos5433: Add data for 250MHz and 278MHz PLL rates clk: samsung: exynos5433: Add IDs for PHYCLK_MIPIDPHY0_* clocks arm64: dts: exynos: Add clocks to Exynos5433 LPASS module arm64: dts: exynos: set LDO7 regulator as always on arm64: dts: exynos: configure TV path clocks for Ultra HD modes arm64: dts: exynos: Fix drive strength of sd0_xxx pin definitions arm64: dts: exynos: Disable pull down for audio pins in Exynos5433 SoCs arm64: dts: exynos: Add TM2 touchkey node arm64: dts: exynos: Remove unneeded unit names in Exynos5433 nodes arm64: dts: exynos: Enable HDMI/TV path on Exynos5433-TM2 arm64: dts: exynos: Add HDMI node to Exynos5433 arm64: dts: exynos: Add DECON_TV node to Exynos5433 arm64: dts: exynos: Fix addresses in node names on Exynos5433 arm64: dts: exynos: Make TM2 and TM2E independent from each other arm64: dts: exynos: Fix wrong values for ldo23 and ldo25 on TM2/TM2E ...
This commit is contained in:
@@ -771,7 +771,10 @@
|
||||
|
||||
#define CLK_PCLK_DECON 113
|
||||
|
||||
#define DISP_NR_CLK 114
|
||||
#define CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY 114
|
||||
#define CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY 115
|
||||
|
||||
#define DISP_NR_CLK 116
|
||||
|
||||
/* CMU_AUD */
|
||||
#define CLK_MOUT_AUD_PLL_USER 1
|
||||
|
@@ -45,6 +45,20 @@
|
||||
#define EXYNOS5420_PIN_DRV_LV3 2
|
||||
#define EXYNOS5420_PIN_DRV_LV4 3
|
||||
|
||||
/* Drive strengths for Exynos5433 */
|
||||
#define EXYNOS5433_PIN_DRV_FAST_SR1 0
|
||||
#define EXYNOS5433_PIN_DRV_FAST_SR2 1
|
||||
#define EXYNOS5433_PIN_DRV_FAST_SR3 2
|
||||
#define EXYNOS5433_PIN_DRV_FAST_SR4 3
|
||||
#define EXYNOS5433_PIN_DRV_FAST_SR5 4
|
||||
#define EXYNOS5433_PIN_DRV_FAST_SR6 5
|
||||
#define EXYNOS5433_PIN_DRV_SLOW_SR1 8
|
||||
#define EXYNOS5433_PIN_DRV_SLOW_SR2 9
|
||||
#define EXYNOS5433_PIN_DRV_SLOW_SR3 0xa
|
||||
#define EXYNOS5433_PIN_DRV_SLOW_SR4 0xb
|
||||
#define EXYNOS5433_PIN_DRV_SLOW_SR5 0xc
|
||||
#define EXYNOS5433_PIN_DRV_SLOW_SR6 0xf
|
||||
|
||||
#define EXYNOS_PIN_FUNC_INPUT 0
|
||||
#define EXYNOS_PIN_FUNC_OUTPUT 1
|
||||
#define EXYNOS_PIN_FUNC_2 2
|
||||
@@ -54,4 +68,12 @@
|
||||
#define EXYNOS_PIN_FUNC_6 6
|
||||
#define EXYNOS_PIN_FUNC_F 0xf
|
||||
|
||||
/* Drive strengths for Exynos7 FSYS1 block */
|
||||
#define EXYNOS7_FSYS1_PIN_DRV_LV1 0
|
||||
#define EXYNOS7_FSYS1_PIN_DRV_LV2 4
|
||||
#define EXYNOS7_FSYS1_PIN_DRV_LV3 2
|
||||
#define EXYNOS7_FSYS1_PIN_DRV_LV4 6
|
||||
#define EXYNOS7_FSYS1_PIN_DRV_LV5 1
|
||||
#define EXYNOS7_FSYS1_PIN_DRV_LV6 5
|
||||
|
||||
#endif /* __DT_BINDINGS_PINCTRL_SAMSUNG_H__ */
|
||||
|
Reference in New Issue
Block a user