drm/i915/icl: Handle RPS interrupts correctly for Gen11
Using the new hierarchical interrupt infrastructure. v2: Rebase v3: Rebase v4: use class/instance handler (Mika) Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Cc: Sagar Arun Kamble <sagar.a.kamble@intel.com> Cc: Paulo Zanoni <paulo.r.zanoni@intel.com> Signed-off-by: Oscar Mateo <oscar.mateo@intel.com> Signed-off-by: Mika Kuoppala <mika.kuoppala@linux.intel.com> Reviewed-by: Michel Thierry <michel.thierry@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20180405140052.10682-3-mika.kuoppala@linux.intel.com
This commit is contained in:

committed by
Mika Kuoppala

parent
f744dbc2a6
commit
d02b98b8e2
@@ -8028,10 +8028,10 @@ void intel_sanitize_gt_powersave(struct drm_i915_private *dev_priv)
|
||||
dev_priv->gt_pm.rc6.enabled = true; /* force RC6 disabling */
|
||||
intel_disable_gt_powersave(dev_priv);
|
||||
|
||||
if (INTEL_GEN(dev_priv) < 11)
|
||||
gen6_reset_rps_interrupts(dev_priv);
|
||||
if (INTEL_GEN(dev_priv) >= 11)
|
||||
gen11_reset_rps_interrupts(dev_priv);
|
||||
else
|
||||
WARN_ON_ONCE(1);
|
||||
gen6_reset_rps_interrupts(dev_priv);
|
||||
}
|
||||
|
||||
static inline void intel_disable_llc_pstate(struct drm_i915_private *i915)
|
||||
|
Reference in New Issue
Block a user