ARM: dts: enable SPI1 for exynos4412-odroidu3
SPI1 is available on IO Port #2 (as depicted on their website) in PCB Revision 0.5 of Hardkernel Odroid U3 board. The shield connects a 256KiB spi-nor flash on that bus. Signed-off-by: Alexis Ballier <aballier@gentoo.org> Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com> Signed-off-by: Kukjin Kim <kgene@kernel.org>
This commit is contained in:
committed by
Kukjin Kim
parent
e0b12512b4
commit
c8b34e36ca
@@ -13,6 +13,7 @@
|
|||||||
|
|
||||||
/dts-v1/;
|
/dts-v1/;
|
||||||
#include "exynos4412-odroid-common.dtsi"
|
#include "exynos4412-odroid-common.dtsi"
|
||||||
|
#include <dt-bindings/gpio/gpio.h>
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
model = "Hardkernel ODROID-U3 board based on Exynos4412";
|
model = "Hardkernel ODROID-U3 board based on Exynos4412";
|
||||||
@@ -61,3 +62,10 @@
|
|||||||
"Speakers", "SPKL",
|
"Speakers", "SPKL",
|
||||||
"Speakers", "SPKR";
|
"Speakers", "SPKR";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&spi_1 {
|
||||||
|
pinctrl-names = "default";
|
||||||
|
pinctrl-0 = <&spi1_bus>;
|
||||||
|
cs-gpios = <&gpb 5 GPIO_ACTIVE_HIGH>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|||||||
Reference in New Issue
Block a user