Merge branch 'clk-hisi' into clk-next
* clk-hisi: clk: hisilicon: add CRG driver for Hi3516CV300 SoC clk: hisilicon: add CRG driver for Hi3798CV200 SoC
This commit is contained in:
48
include/dt-bindings/clock/hi3516cv300-clock.h
Normal file
48
include/dt-bindings/clock/hi3516cv300-clock.h
Normal file
@@ -0,0 +1,48 @@
|
||||
/*
|
||||
* Copyright (c) 2016 HiSilicon Technologies Co., Ltd.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#ifndef __DTS_HI3516CV300_CLOCK_H
|
||||
#define __DTS_HI3516CV300_CLOCK_H
|
||||
|
||||
/* hi3516CV300 core CRG */
|
||||
#define HI3516CV300_APB_CLK 0
|
||||
#define HI3516CV300_UART0_CLK 1
|
||||
#define HI3516CV300_UART1_CLK 2
|
||||
#define HI3516CV300_UART2_CLK 3
|
||||
#define HI3516CV300_SPI0_CLK 4
|
||||
#define HI3516CV300_SPI1_CLK 5
|
||||
#define HI3516CV300_FMC_CLK 6
|
||||
#define HI3516CV300_MMC0_CLK 7
|
||||
#define HI3516CV300_MMC1_CLK 8
|
||||
#define HI3516CV300_MMC2_CLK 9
|
||||
#define HI3516CV300_MMC3_CLK 10
|
||||
#define HI3516CV300_ETH_CLK 11
|
||||
#define HI3516CV300_ETH_MACIF_CLK 12
|
||||
#define HI3516CV300_DMAC_CLK 13
|
||||
#define HI3516CV300_PWM_CLK 14
|
||||
#define HI3516CV300_USB2_BUS_CLK 15
|
||||
#define HI3516CV300_USB2_OHCI48M_CLK 16
|
||||
#define HI3516CV300_USB2_OHCI12M_CLK 17
|
||||
#define HI3516CV300_USB2_OTG_UTMI_CLK 18
|
||||
#define HI3516CV300_USB2_HST_PHY_CLK 19
|
||||
#define HI3516CV300_USB2_UTMI0_CLK 20
|
||||
#define HI3516CV300_USB2_PHY_CLK 21
|
||||
|
||||
/* hi3516CV300 sysctrl CRG */
|
||||
#define HI3516CV300_WDT_CLK 1
|
||||
|
||||
#endif /* __DTS_HI3516CV300_CLOCK_H */
|
66
include/dt-bindings/clock/histb-clock.h
Normal file
66
include/dt-bindings/clock/histb-clock.h
Normal file
@@ -0,0 +1,66 @@
|
||||
/*
|
||||
* Copyright (c) 2016 HiSilicon Technologies Co., Ltd.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#ifndef __DTS_HISTB_CLOCK_H
|
||||
#define __DTS_HISTB_CLOCK_H
|
||||
|
||||
/* clocks provided by core CRG */
|
||||
#define HISTB_OSC_CLK 0
|
||||
#define HISTB_APB_CLK 1
|
||||
#define HISTB_AHB_CLK 2
|
||||
#define HISTB_UART1_CLK 3
|
||||
#define HISTB_UART2_CLK 4
|
||||
#define HISTB_UART3_CLK 5
|
||||
#define HISTB_I2C0_CLK 6
|
||||
#define HISTB_I2C1_CLK 7
|
||||
#define HISTB_I2C2_CLK 8
|
||||
#define HISTB_I2C3_CLK 9
|
||||
#define HISTB_I2C4_CLK 10
|
||||
#define HISTB_I2C5_CLK 11
|
||||
#define HISTB_SPI0_CLK 12
|
||||
#define HISTB_SPI1_CLK 13
|
||||
#define HISTB_SPI2_CLK 14
|
||||
#define HISTB_SCI_CLK 15
|
||||
#define HISTB_FMC_CLK 16
|
||||
#define HISTB_MMC_BIU_CLK 17
|
||||
#define HISTB_MMC_CIU_CLK 18
|
||||
#define HISTB_MMC_DRV_CLK 19
|
||||
#define HISTB_MMC_SAMPLE_CLK 20
|
||||
#define HISTB_SDIO0_BIU_CLK 21
|
||||
#define HISTB_SDIO0_CIU_CLK 22
|
||||
#define HISTB_SDIO0_DRV_CLK 23
|
||||
#define HISTB_SDIO0_SAMPLE_CLK 24
|
||||
#define HISTB_PCIE_AUX_CLK 25
|
||||
#define HISTB_PCIE_PIPE_CLK 26
|
||||
#define HISTB_PCIE_SYS_CLK 27
|
||||
#define HISTB_PCIE_BUS_CLK 28
|
||||
#define HISTB_ETH0_MAC_CLK 29
|
||||
#define HISTB_ETH0_MACIF_CLK 30
|
||||
#define HISTB_ETH1_MAC_CLK 31
|
||||
#define HISTB_ETH1_MACIF_CLK 32
|
||||
#define HISTB_COMBPHY1_CLK 33
|
||||
|
||||
|
||||
/* clocks provided by mcu CRG */
|
||||
#define HISTB_MCE_CLK 1
|
||||
#define HISTB_IR_CLK 2
|
||||
#define HISTB_TIMER01_CLK 3
|
||||
#define HISTB_LEDC_CLK 4
|
||||
#define HISTB_UART0_CLK 5
|
||||
#define HISTB_LSADC_CLK 6
|
||||
|
||||
#endif /* __DTS_HISTB_CLOCK_H */
|
Reference in New Issue
Block a user