xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arm64: dts: qcom: ipq8074: correct PCIe QMP PHY output clock names

Browse Source 
[ Upstream commit 0e8b90c0256cf9c9589e2cee517dedc987a34355 ]

Current PCIe QMP PHY output name were changed in ("arm64: dts: qcom: Fix
IPQ8074 PCIe PHY nodes") however it did not account for the fact that GCC
driver is relying on the old names to match them as they are being used as
the parent for the gcc_pcie0_pipe_clk and gcc_pcie1_pipe_clk.

This broke parenting as GCC could not find the parent clock, so fix it by
changing to the names that driver is expecting.

Fixes: 942bcd33ed45 ("arm64: dts: qcom: Fix IPQ8074 PCIe PHY nodes")
Signed-off-by: Robert Marko <robimarko@gmail.com>
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230113164449.906002-9-robimarko@gmail.com
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Robert Marko
2023-01-13 17:44:49 +01:00
committed by Greg Kroah-Hartman
parent 192cb335d8
commit c56595b948
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm64/boot/dts/qcom/ipq8074.dtsi
View File

@@ -192,7 +192,7 @@
#clock-cells = <0>; #clock-cells = <0>;
clocks = <&gcc GCC_PCIE0_PIPE_CLK>; clocks = <&gcc GCC_PCIE0_PIPE_CLK>;
clock-names = "pipe0"; clock-names = "pipe0";
clock-output-names = "pcie_0_pipe_clk"; clock-output-names = "pcie20_phy0_pipe_clk";
}; };
}; };
@@ -220,7 +220,7 @@
#clock-cells = <0>; #clock-cells = <0>;
clocks = <&gcc GCC_PCIE1_PIPE_CLK>; clocks = <&gcc GCC_PCIE1_PIPE_CLK>;
clock-names = "pipe0"; clock-names = "pipe0";
clock-output-names = "pcie_1_pipe_clk"; clock-output-names = "pcie20_phy1_pipe_clk";
}; };
}; };