Documentation: dtb: xgene: Add rxlos GPIO mapping
Signed-off-by: Quan Nguyen <qnguyen@apm.com> Signed-off-by: Iyappan Subramanian <isubramanian@apm.com> Tested-by: Fushen Chen <fchen@apm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:

committed by
David S. Miller

parent
72d256439f
commit
c50fc2622c
@@ -47,6 +47,9 @@ Optional properties:
|
|||||||
Valid values are between 0 to 7, that maps to
|
Valid values are between 0 to 7, that maps to
|
||||||
273, 589, 899, 1222, 1480, 1806, 2147, 2464 ps
|
273, 589, 899, 1222, 1480, 1806, 2147, 2464 ps
|
||||||
Default value is 2, which corresponds to 899 ps
|
Default value is 2, which corresponds to 899 ps
|
||||||
|
- rxlos-gpios: Input gpio from SFP+ module to indicate availability of
|
||||||
|
incoming signal.
|
||||||
|
|
||||||
|
|
||||||
Example:
|
Example:
|
||||||
menetclk: menetclk {
|
menetclk: menetclk {
|
||||||
|
Reference in New Issue
Block a user