clk: qcom: support for alpha mode configuration
The current configuration does not fully configure PLL alpha mode and values so this patch 1. Configures PLL_ALPHA_VAL_U for PLL which supports 40 bit alpha. 2. Adds alpha enable and alpha mode configuration support. Signed-off-by: Abhishek Sahu <absahu@codeaurora.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
This commit is contained in:

committed by
Stephen Boyd

parent
26945e0a23
commit
c45ae598fc
@@ -83,12 +83,15 @@ struct clk_alpha_pll_postdiv {
|
||||
struct alpha_pll_config {
|
||||
u32 l;
|
||||
u32 alpha;
|
||||
u32 alpha_hi;
|
||||
u32 config_ctl_val;
|
||||
u32 config_ctl_hi_val;
|
||||
u32 main_output_mask;
|
||||
u32 aux_output_mask;
|
||||
u32 aux2_output_mask;
|
||||
u32 early_output_mask;
|
||||
u32 alpha_en_mask;
|
||||
u32 alpha_mode_mask;
|
||||
u32 pre_div_val;
|
||||
u32 pre_div_mask;
|
||||
u32 post_div_val;
|
||||
|
Reference in New Issue
Block a user