amd-xgbe: Check Rx queue fifos before stopping Rx DMA
Check to be sure that the Rx queue fifos are empty before stopping the Rx DMA channels. Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:

committed by
David S. Miller

parent
b3b715974b
commit
c3727d61ea
@@ -6,7 +6,7 @@
|
||||
*
|
||||
* License 1: GPLv2
|
||||
*
|
||||
* Copyright (c) 2014 Advanced Micro Devices, Inc.
|
||||
* Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This file is free software; you may copy, redistribute and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
@@ -56,7 +56,7 @@
|
||||
*
|
||||
* License 2: Modified BSD
|
||||
*
|
||||
* Copyright (c) 2014 Advanced Micro Devices, Inc.
|
||||
* Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
@@ -768,12 +768,16 @@
|
||||
#define MTL_Q_TQDR 0x08
|
||||
#define MTL_Q_RQOMR 0x40
|
||||
#define MTL_Q_RQMPOCR 0x44
|
||||
#define MTL_Q_RQDR 0x4c
|
||||
#define MTL_Q_RQDR 0x48
|
||||
#define MTL_Q_RQFCR 0x50
|
||||
#define MTL_Q_IER 0x70
|
||||
#define MTL_Q_ISR 0x74
|
||||
|
||||
/* MTL queue register entry bit positions and sizes */
|
||||
#define MTL_Q_RQDR_PRXQ_INDEX 16
|
||||
#define MTL_Q_RQDR_PRXQ_WIDTH 14
|
||||
#define MTL_Q_RQDR_RXQSTS_INDEX 4
|
||||
#define MTL_Q_RQDR_RXQSTS_WIDTH 2
|
||||
#define MTL_Q_RQFCR_RFA_INDEX 1
|
||||
#define MTL_Q_RQFCR_RFA_WIDTH 6
|
||||
#define MTL_Q_RQFCR_RFD_INDEX 17
|
||||
|
Reference in New Issue
Block a user