drm/vc4: Fix the name of the VSYNCD_EVEN register.
It's used for delaying vsync in interlaced mode. Signed-off-by: Eric Anholt <eric@anholt.net>
This commit is contained in:
@@ -83,7 +83,7 @@ static const struct {
|
|||||||
} crtc_regs[] = {
|
} crtc_regs[] = {
|
||||||
CRTC_REG(PV_CONTROL),
|
CRTC_REG(PV_CONTROL),
|
||||||
CRTC_REG(PV_V_CONTROL),
|
CRTC_REG(PV_V_CONTROL),
|
||||||
CRTC_REG(PV_VSYNCD),
|
CRTC_REG(PV_VSYNCD_EVEN),
|
||||||
CRTC_REG(PV_HORZA),
|
CRTC_REG(PV_HORZA),
|
||||||
CRTC_REG(PV_HORZB),
|
CRTC_REG(PV_HORZB),
|
||||||
CRTC_REG(PV_VERTA),
|
CRTC_REG(PV_VERTA),
|
||||||
|
@@ -187,7 +187,7 @@
|
|||||||
# define PV_VCONTROL_CONTINUOUS BIT(1)
|
# define PV_VCONTROL_CONTINUOUS BIT(1)
|
||||||
# define PV_VCONTROL_VIDEN BIT(0)
|
# define PV_VCONTROL_VIDEN BIT(0)
|
||||||
|
|
||||||
#define PV_VSYNCD 0x08
|
#define PV_VSYNCD_EVEN 0x08
|
||||||
|
|
||||||
#define PV_HORZA 0x0c
|
#define PV_HORZA 0x0c
|
||||||
# define PV_HORZA_HBP_MASK VC4_MASK(31, 16)
|
# define PV_HORZA_HBP_MASK VC4_MASK(31, 16)
|
||||||
|
Reference in New Issue
Block a user