xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

drm/i915: Don't call gen8_fbc_sw_flush() on chv

Browse Source 
CHV doesn't have FBC, so don't go calling gen8_fbc_sw_flush() on it.

Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
[danvet: Add a FIXME comment while at it that we should rework this a
lot more.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
Ville Syrjälä
2014-09-03 14:09:50 +03:00
committed by Daniel Vetter
parent 3d45eb8949
commit c317adcd58
1 changed files with 6 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
drivers/gpu/drm/i915/intel_display.c
View File

@@ -9098,7 +9098,12 @@ void intel_frontbuffer_flush(struct drm_device *dev,
intel_edp_psr_flush(dev, frontbuffer_bits); intel_edp_psr_flush(dev, frontbuffer_bits);
if (IS_GEN8(dev)) /*
* FIXME: Unconditional fbc flushing here is a rather gross hack and
* needs to be reworked into a proper frontbuffer tracking scheme like
* psr employs.
*/
if (IS_BROADWELL(dev))
gen8_fbc_sw_flush(dev, FBC_REND_CACHE_CLEAN); gen8_fbc_sw_flush(dev, FBC_REND_CACHE_CLEAN);
} }