clk: samsung: exynos542x: add missing parent GSCL block clocks
This patch adds clocks, which are required for preserving parent clock configuration on GSCL power domain on/off. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
This commit is contained in:

committed by
Sylwester Nawrocki

parent
9f9499ae8e
commit
c0feb268da
@@ -210,6 +210,8 @@
|
||||
#define CLK_MOUT_SW_ACLK300 649
|
||||
#define CLK_MOUT_USER_ACLK400_DISP1 650
|
||||
#define CLK_MOUT_SW_ACLK400 651
|
||||
#define CLK_MOUT_USER_ACLK300_GSCL 652
|
||||
#define CLK_MOUT_SW_ACLK300_GSCL 653
|
||||
|
||||
/* divider clocks */
|
||||
#define CLK_DOUT_PIXEL 768
|
||||
|
Reference in New Issue
Block a user