[MIPS] Support for several more SNI RM models.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Thomas Bogendoerfer
committed by
Ralf Baechle
Ralf Baechle
parent
5759906ca9
commit
c066a32a89
227
arch/mips/sni/a20r.c
Normal file
227
arch/mips/sni/a20r.c
Normal file
@@ -0,0 +1,227 @@
|
||||
/*
|
||||
* A20R specific code
|
||||
*
|
||||
* This file is subject to the terms and conditions of the GNU General Public
|
||||
* License. See the file "COPYING" in the main directory of this archive
|
||||
* for more details.
|
||||
*
|
||||
* Copyright (C) 2006 Thomas Bogendoerfer (tsbogend@alpha.franken.de)
|
||||
*/
|
||||
|
||||
#include <linux/init.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/serial_8250.h>
|
||||
|
||||
#include <asm/sni.h>
|
||||
#include <asm/time.h>
|
||||
#include <asm/ds1216.h>
|
||||
|
||||
#define PORT(_base,_irq) \
|
||||
{ \
|
||||
.iobase = _base, \
|
||||
.irq = _irq, \
|
||||
.uartclk = 1843200, \
|
||||
.iotype = UPIO_PORT, \
|
||||
.flags = UPF_BOOT_AUTOCONF, \
|
||||
}
|
||||
|
||||
static struct plat_serial8250_port a20r_data[] = {
|
||||
PORT(0x3f8, 4),
|
||||
PORT(0x2f8, 3),
|
||||
{ },
|
||||
};
|
||||
|
||||
static struct platform_device a20r_serial8250_device = {
|
||||
.name = "serial8250",
|
||||
.id = PLAT8250_DEV_PLATFORM,
|
||||
.dev = {
|
||||
.platform_data = a20r_data,
|
||||
},
|
||||
};
|
||||
|
||||
static struct resource snirm_82596_rsrc[] = {
|
||||
{
|
||||
.start = 0xb8000000,
|
||||
.end = 0xb8000004,
|
||||
.flags = IORESOURCE_MEM
|
||||
},
|
||||
{
|
||||
.start = 0xb8010000,
|
||||
.end = 0xb8010004,
|
||||
.flags = IORESOURCE_MEM
|
||||
},
|
||||
{
|
||||
.start = 0xbff00000,
|
||||
.end = 0xbff00020,
|
||||
.flags = IORESOURCE_MEM
|
||||
},
|
||||
{
|
||||
.start = 22,
|
||||
.end = 22,
|
||||
.flags = IORESOURCE_IRQ
|
||||
},
|
||||
{
|
||||
.flags = 0x01 /* 16bit mpu port access */
|
||||
}
|
||||
};
|
||||
|
||||
static struct platform_device snirm_82596_pdev = {
|
||||
.name = "snirm_82596",
|
||||
.num_resources = ARRAY_SIZE(snirm_82596_rsrc),
|
||||
.resource = snirm_82596_rsrc
|
||||
};
|
||||
|
||||
static struct resource snirm_53c710_rsrc[] = {
|
||||
{
|
||||
.start = 0xb9000000,
|
||||
.end = 0xb90fffff,
|
||||
.flags = IORESOURCE_MEM
|
||||
},
|
||||
{
|
||||
.start = 19,
|
||||
.end = 19,
|
||||
.flags = IORESOURCE_IRQ
|
||||
}
|
||||
};
|
||||
|
||||
static struct platform_device snirm_53c710_pdev = {
|
||||
.name = "snirm_53c710",
|
||||
.num_resources = ARRAY_SIZE(snirm_53c710_rsrc),
|
||||
.resource = snirm_53c710_rsrc
|
||||
};
|
||||
|
||||
static struct resource sc26xx_rsrc[] = {
|
||||
{
|
||||
.start = 0xbc070000,
|
||||
.end = 0xbc0700ff,
|
||||
.flags = IORESOURCE_MEM
|
||||
},
|
||||
{
|
||||
.start = 20,
|
||||
.end = 20,
|
||||
.flags = IORESOURCE_IRQ
|
||||
}
|
||||
};
|
||||
|
||||
static struct platform_device sc26xx_pdev = {
|
||||
.name = "SC26xx",
|
||||
.num_resources = ARRAY_SIZE(sc26xx_rsrc),
|
||||
.resource = sc26xx_rsrc
|
||||
};
|
||||
|
||||
static u32 a20r_ack_hwint(void)
|
||||
{
|
||||
u32 status = read_c0_status();
|
||||
|
||||
write_c0_status (status | 0x00010000);
|
||||
asm volatile(
|
||||
" .set push \n"
|
||||
" .set noat \n"
|
||||
" .set noreorder \n"
|
||||
" lw $1, 0(%0) \n"
|
||||
" sb $0, 0(%1) \n"
|
||||
" sync \n"
|
||||
" lb %1, 0(%1) \n"
|
||||
" b 1f \n"
|
||||
" ori %1, $1, 2 \n"
|
||||
" .align 8 \n"
|
||||
"1: \n"
|
||||
" nop \n"
|
||||
" sw %1, 0(%0) \n"
|
||||
" sync \n"
|
||||
" li %1, 0x20 \n"
|
||||
"2: \n"
|
||||
" nop \n"
|
||||
" bnez %1,2b \n"
|
||||
" addiu %1, -1 \n"
|
||||
" sw $1, 0(%0) \n"
|
||||
" sync \n"
|
||||
".set pop \n"
|
||||
:
|
||||
: "Jr" (PCIMT_UCONF), "Jr" (0xbc000000));
|
||||
write_c0_status(status);
|
||||
|
||||
return status;
|
||||
}
|
||||
|
||||
static inline void unmask_a20r_irq(unsigned int irq)
|
||||
{
|
||||
set_c0_status(0x100 << (irq - SNI_A20R_IRQ_BASE));
|
||||
irq_enable_hazard();
|
||||
}
|
||||
|
||||
static inline void mask_a20r_irq(unsigned int irq)
|
||||
{
|
||||
clear_c0_status(0x100 << (irq - SNI_A20R_IRQ_BASE));
|
||||
irq_disable_hazard();
|
||||
}
|
||||
|
||||
static void end_a20r_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS))) {
|
||||
a20r_ack_hwint();
|
||||
unmask_a20r_irq(irq);
|
||||
}
|
||||
}
|
||||
|
||||
static struct irq_chip a20r_irq_type = {
|
||||
.typename = "A20R",
|
||||
.ack = mask_a20r_irq,
|
||||
.mask = mask_a20r_irq,
|
||||
.mask_ack = mask_a20r_irq,
|
||||
.unmask = unmask_a20r_irq,
|
||||
.end = end_a20r_irq,
|
||||
};
|
||||
|
||||
/*
|
||||
* hwint 0 receive all interrupts
|
||||
*/
|
||||
static void a20r_hwint(void)
|
||||
{
|
||||
u32 cause, status;
|
||||
int irq;
|
||||
|
||||
clear_c0_status (IE_IRQ0);
|
||||
status = a20r_ack_hwint();
|
||||
cause = read_c0_cause();
|
||||
|
||||
irq = ffs(((cause & status) >> 8) & 0xf8);
|
||||
if (likely(irq > 0))
|
||||
do_IRQ(SNI_A20R_IRQ_BASE + irq - 1);
|
||||
set_c0_status(IE_IRQ0);
|
||||
}
|
||||
|
||||
void __init sni_a20r_irq_init(void)
|
||||
{
|
||||
int i;
|
||||
|
||||
for (i = SNI_A20R_IRQ_BASE + 2 ; i < SNI_A20R_IRQ_BASE + 8; i++)
|
||||
set_irq_chip(i, &a20r_irq_type);
|
||||
sni_hwint = a20r_hwint;
|
||||
change_c0_status(ST0_IM, IE_IRQ0);
|
||||
setup_irq (SNI_A20R_IRQ_BASE + 3, &sni_isa_irq);
|
||||
}
|
||||
|
||||
void sni_a20r_init(void)
|
||||
{
|
||||
ds1216_base = (volatile unsigned char *) SNI_DS1216_A20R_BASE;
|
||||
rtc_mips_get_time = ds1216_get_cmos_time;
|
||||
}
|
||||
|
||||
static int __init snirm_a20r_setup_devinit(void)
|
||||
{
|
||||
switch (sni_brd_type) {
|
||||
case SNI_BRD_TOWER_OASIC:
|
||||
case SNI_BRD_MINITOWER:
|
||||
platform_device_register(&snirm_82596_pdev);
|
||||
platform_device_register(&snirm_53c710_pdev);
|
||||
platform_device_register(&sc26xx_pdev);
|
||||
platform_device_register(&a20r_serial8250_device);
|
||||
break;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
device_initcall(snirm_a20r_setup_devinit);
|
||||
Reference in New Issue
Block a user