mtd: rawnand: Use the new ECC engine type enumeration
Mechanical switch from the legacy "mode" enumeration to the new "engine type" enumeration in drivers and board files. The device tree parsing is also updated to return the new enumeration from the old strings. Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: Boris Brezillon <boris.brezillon@collabora.com> Link: https://lore.kernel.org/linux-mtd/20200827085208.16276-11-miquel.raynal@bootlin.com
This commit is contained in:
@@ -60,15 +60,15 @@ struct davinci_nand_pdata { /* platform_data */
|
||||
struct mtd_partition *parts;
|
||||
unsigned nr_parts;
|
||||
|
||||
/* none == NAND_ECC_NONE (strongly *not* advised!!)
|
||||
* soft == NAND_ECC_SOFT
|
||||
* else == NAND_ECC_HW, according to ecc_bits
|
||||
/* none == NAND_ECC_ENGINE_TYPE_NONE (strongly *not* advised!!)
|
||||
* soft == NAND_ECC_ENGINE_TYPE_SOFT
|
||||
* else == NAND_ECC_ENGINE_TYPE_ON_HOST, according to ecc_bits
|
||||
*
|
||||
* All DaVinci-family chips support 1-bit hardware ECC.
|
||||
* Newer ones also support 4-bit ECC, but are awkward
|
||||
* using it with large page chips.
|
||||
*/
|
||||
enum nand_ecc_mode ecc_mode;
|
||||
enum nand_ecc_engine_type engine_type;
|
||||
enum nand_ecc_placement ecc_placement;
|
||||
u8 ecc_bits;
|
||||
|
||||
|
@@ -49,7 +49,7 @@ struct s3c2410_platform_nand {
|
||||
|
||||
unsigned int ignore_unset_ecc:1;
|
||||
|
||||
enum nand_ecc_mode ecc_mode;
|
||||
enum nand_ecc_engine_type engine_type;
|
||||
|
||||
int nr_sets;
|
||||
struct s3c2410_nand_set *sets;
|
||||
|
Reference in New Issue
Block a user