xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

drm/bridge: ti-sn65dsi86: Set max register for regmap

Browse Source 
[ Upstream commit 0b665d4af35837f0a0ae63135b84a3c187c1db3b ]

Set the maximum register to 0xff so we can dump the registers for this
device in debugfs.

Fixes: a095f15c00 ("drm/bridge: add support for sn65dsi86 bridge driver")
Cc: Rob Clark <robdclark@chromium.org>
Cc: Douglas Anderson <dianders@chromium.org>
Cc: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: Stephen Boyd <swboyd@chromium.org>
Reviewed-by: Robert Foss <robert.foss@linaro.org>
Signed-off-by: Robert Foss <robert.foss@linaro.org>
Link: https://patchwork.freedesktop.org/patch/msgid/20211215002529.382383-1-swboyd@chromium.org
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Stephen Boyd
2021-12-14 16:25:29 -08:00
committed by Greg Kroah-Hartman
parent db97fc2c44
commit b230114bc5
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
drivers/gpu/drm/bridge/ti-sn65dsi86.c
View File

@@ -171,6 +171,7 @@ static const struct regmap_config ti_sn_bridge_regmap_config = {
.val_bits = 8, .val_bits = 8,
.volatile_table = &ti_sn_bridge_volatile_table, .volatile_table = &ti_sn_bridge_volatile_table,
.cache_type = REGCACHE_NONE, .cache_type = REGCACHE_NONE,
.max_register = 0xFF,
}; };
static void ti_sn_bridge_write_u16(struct ti_sn_bridge *pdata, static void ti_sn_bridge_write_u16(struct ti_sn_bridge *pdata,