drm/msm: Implement preemption for A5XX targets
Implement preemption for A5XX targets - this allows multiple ringbuffers for different priorities with automatic preemption of a lower priority ringbuffer if a higher one is ready. Signed-off-by: Jordan Crouse <jcrouse@codeaurora.org> Signed-off-by: Rob Clark <robdclark@gmail.com>
This commit is contained in:
@@ -40,6 +40,7 @@ struct msm_ringbuffer {
|
||||
struct msm_rbmemptrs *memptrs;
|
||||
uint64_t memptrs_iova;
|
||||
struct msm_fence_context *fctx;
|
||||
spinlock_t lock;
|
||||
};
|
||||
|
||||
struct msm_ringbuffer *msm_ringbuffer_new(struct msm_gpu *gpu, int id,
|
||||
|
Reference in New Issue
Block a user