xtensa: xtfpga: fix serial port register width and endianness
Serial port is attached to XTFPGA boards as native endian device, mark it as such in DTS and pass correct endianness in platform data. Set register width in DTS to 4, this way it matches the platform data and works correctly on big-endian CPUs. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
This commit is contained in:

committed by
Chris Zankel

parent
4611bf7eb5
commit
abfbd89595
@@ -283,7 +283,7 @@ static struct plat_serial8250_port serial_platform_data[] = {
|
||||
.irq = DUART16552_INTNUM,
|
||||
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
|
||||
UPF_IOREMAP,
|
||||
.iotype = UPIO_MEM32,
|
||||
.iotype = XCHAL_HAVE_BE ? UPIO_MEM32BE : UPIO_MEM32,
|
||||
.regshift = 2,
|
||||
.uartclk = 0, /* set in xtavnet_init() */
|
||||
},
|
||||
|
Reference in New Issue
Block a user