[media] v4l: ti-vpe: make sure VPDMA line stride constraints are met
When VPDMA fetches or writes to an image buffer, the line stride must be a multiple of 16 bytes. If it isn't, VPDMA HW will write/fetch until the next 16 byte boundry. This causes VPE to work incorrectly for source or destination widths which don't satisfy the above alignment requirement. In order to prevent this, we now make sure that when we set pix format for the input and output buffers, the VPE source and destination image line strides are 16 byte aligned. Also, the motion vector buffers for the de-interlacer are allocated in such a way that it ensures the same alignment. Signed-off-by: Archit Taneja <archit@ti.com> Signed-off-by: Mauro Carvalho Chehab <m.chehab@samsung.com>
This commit is contained in:

committed by
Mauro Carvalho Chehab

parent
fe104a9b61
commit
a51cd8f5d0
@@ -45,7 +45,10 @@ struct vpdma_data_format {
|
||||
};
|
||||
|
||||
#define VPDMA_DESC_ALIGN 16 /* 16-byte descriptor alignment */
|
||||
|
||||
#define VPDMA_STRIDE_ALIGN 16 /*
|
||||
* line stride of source and dest
|
||||
* buffers should be 16 byte aligned
|
||||
*/
|
||||
#define VPDMA_DTD_DESC_SIZE 32 /* 8 words */
|
||||
#define VPDMA_CFD_CTD_DESC_SIZE 16 /* 4 words */
|
||||
|
||||
|
Reference in New Issue
Block a user