MIPS: BCM63XX: enable pcie for BCM6362
The PCIe controller is almost the same as the BCM6328 one, with only the SERDES register being at a different location. Signed-off-by: Jonas Gorski <jogo@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/5011/ Acked-by: John Crispin <blogic@openwrt.org>
This commit is contained in:

committed by
Ralf Baechle

parent
08a41d1206
commit
a156ba61f0
@@ -1365,7 +1365,8 @@
|
||||
/*************************************************************************
|
||||
* _REG relative to RSET_MISC
|
||||
*************************************************************************/
|
||||
#define MISC_SERDES_CTRL_REG 0x0
|
||||
#define MISC_SERDES_CTRL_6328_REG 0x0
|
||||
#define MISC_SERDES_CTRL_6362_REG 0x4
|
||||
#define SERDES_PCIE_EN (1 << 0)
|
||||
#define SERDES_PCIE_EXD_EN (1 << 15)
|
||||
|
||||
|
Reference in New Issue
Block a user