KVM: arm64: Don't zero the cycle count register when PMCR_EL0.P is set
[ Upstream commit 2a71fabf6a1bc9162a84e18d6ab991230ca4d588 ]
According to ARM DDI 0487G.a, page D13-3895, setting the PMCR_EL0.P bit to
1 has the following effect:
"Reset all event counters accessible in the current Exception level, not
including PMCCNTR_EL0, to zero."
Similar behaviour is described for AArch32 on page G8-7022. Make it so.
Fixes: c01d6a1802
("KVM: arm64: pmu: Only handle supported event counters")
Signed-off-by: Alexandru Elisei <alexandru.elisei@arm.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20210618105139.83795-1-alexandru.elisei@arm.com
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:

committed by
Greg Kroah-Hartman

parent
e5154bf217
commit
96275c8f6c
@@ -578,6 +578,7 @@ void kvm_pmu_handle_pmcr(struct kvm_vcpu *vcpu, u64 val)
|
|||||||
kvm_pmu_set_counter_value(vcpu, ARMV8_PMU_CYCLE_IDX, 0);
|
kvm_pmu_set_counter_value(vcpu, ARMV8_PMU_CYCLE_IDX, 0);
|
||||||
|
|
||||||
if (val & ARMV8_PMU_PMCR_P) {
|
if (val & ARMV8_PMU_PMCR_P) {
|
||||||
|
mask &= ~BIT(ARMV8_PMU_CYCLE_IDX);
|
||||||
for_each_set_bit(i, &mask, 32)
|
for_each_set_bit(i, &mask, 32)
|
||||||
kvm_pmu_set_counter_value(vcpu, i, 0);
|
kvm_pmu_set_counter_value(vcpu, i, 0);
|
||||||
}
|
}
|
||||||
|
Reference in New Issue
Block a user