xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: rockchip: Fix power-controller node names for rk3288

Browse Source 
[ Upstream commit 970cdc53cb1afa73602028c103dbfb6a230080be ]

Use more generic names (as recommended in the device tree specification
or the binding documentation)

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Reviewed-by: Enric Balletbo i Serra <enric.balletbo@collabora.com>
Signed-off-by: Johan Jonker <jbx6244@gmail.com>
Link: https://lore.kernel.org/r/20210417112952.8516-4-jbx6244@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Elaine Zhang
2021-04-17 13:29:40 +02:00
committed by Greg Kroah-Hartman
parent 5881af8d69
commit 95b64be2e7
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/boot/dts/rk3288.dtsi
View File

@@ -788,7 +788,7 @@
* *_HDMI HDMI * *_HDMI HDMI
* *_MIPI_* MIPI * *_MIPI_* MIPI
*/ */
pd_vio@RK3288_PD_VIO { power-domain@RK3288_PD_VIO {
reg = <RK3288_PD_VIO>; reg = <RK3288_PD_VIO>;
clocks = <&cru ACLK_IEP>, clocks = <&cru ACLK_IEP>,
<&cru ACLK_ISP>, <&cru ACLK_ISP>,
@@ -830,7 +830,7 @@
* Note: The following 3 are HEVC(H.265) clocks, * Note: The following 3 are HEVC(H.265) clocks,
* and on the ACLK_HEVC_NIU (NOC). * and on the ACLK_HEVC_NIU (NOC).
*/ */
pd_hevc@RK3288_PD_HEVC { power-domain@RK3288_PD_HEVC {
reg = <RK3288_PD_HEVC>; reg = <RK3288_PD_HEVC>;
clocks = <&cru ACLK_HEVC>, clocks = <&cru ACLK_HEVC>,
<&cru SCLK_HEVC_CABAC>, <&cru SCLK_HEVC_CABAC>,
@@ -844,7 +844,7 @@
* (video endecoder & decoder) clocks that on the * (video endecoder & decoder) clocks that on the
* ACLK_VCODEC_NIU and HCLK_VCODEC_NIU (NOC). * ACLK_VCODEC_NIU and HCLK_VCODEC_NIU (NOC).
*/ */
pd_video@RK3288_PD_VIDEO { power-domain@RK3288_PD_VIDEO {
reg = <RK3288_PD_VIDEO>; reg = <RK3288_PD_VIDEO>;
clocks = <&cru ACLK_VCODEC>, clocks = <&cru ACLK_VCODEC>,
<&cru HCLK_VCODEC>; <&cru HCLK_VCODEC>;
@@ -855,7 +855,7 @@
* Note: ACLK_GPU is the GPU clock, * Note: ACLK_GPU is the GPU clock,
* and on the ACLK_GPU_NIU (NOC). * and on the ACLK_GPU_NIU (NOC).
*/ */
pd_gpu@RK3288_PD_GPU { power-domain@RK3288_PD_GPU {
reg = <RK3288_PD_GPU>; reg = <RK3288_PD_GPU>;
clocks = <&cru ACLK_GPU>; clocks = <&cru ACLK_GPU>;
pm_qos = <&qos_gpu_r>, pm_qos = <&qos_gpu_r>,