nds32: add new emulations for floating point instruction
The existing floating point emulations is only available for floating instruction that possibly issue denormalized input and underflow exceptions. These existing FPU emulations are not sufficient when IEx Trap is enabled because some floating point instructions only issue inexact exception. This patch adds the emulations of such floating point instructions. Signed-off-by: Vincent Chen <vincentc@andestech.com> Acked-by: Greentime Hu <greentime@andestech.com> Signed-off-by: Greentime Hu <greentime@andestech.com>
This commit is contained in:

committed by
Greentime Hu

parent
ed32949e0a
commit
9322961205
30
arch/nds32/math-emu/fd2si.c
Normal file
30
arch/nds32/math-emu/fd2si.c
Normal file
@@ -0,0 +1,30 @@
|
||||
// SPDX-License-Identifier: GPL-2.0
|
||||
// Copyright (C) 2005-2019 Andes Technology Corporation
|
||||
#include <linux/uaccess.h>
|
||||
|
||||
#include <asm/sfp-machine.h>
|
||||
#include <math-emu/soft-fp.h>
|
||||
#include <math-emu/double.h>
|
||||
|
||||
void fd2si(void *ft, void *fa)
|
||||
{
|
||||
int r;
|
||||
|
||||
FP_DECL_D(A);
|
||||
FP_DECL_EX;
|
||||
|
||||
FP_UNPACK_DP(A, fa);
|
||||
|
||||
if (A_c == FP_CLS_INF) {
|
||||
*(int *)ft = (A_s == 0) ? 0x7fffffff : 0x80000000;
|
||||
__FPU_FPCSR |= FP_EX_INVALID;
|
||||
} else if (A_c == FP_CLS_NAN) {
|
||||
*(int *)ft = 0xffffffff;
|
||||
__FPU_FPCSR |= FP_EX_INVALID;
|
||||
} else {
|
||||
FP_TO_INT_ROUND_D(r, A, 32, 1);
|
||||
__FPU_FPCSR |= FP_CUR_EXCEPTIONS;
|
||||
*(int *)ft = r;
|
||||
}
|
||||
|
||||
}
|
Reference in New Issue
Block a user