MIPS: OCTEON: Add support for cn68XX interrupt controller.
The cn68XX has a new interrupt controller named CIU2, add support for this, and use it if cn68XX detected at runtime. Signed-off-by: David Daney <david.daney@cavium.com>
This commit is contained in:
@@ -254,4 +254,7 @@ extern uint64_t octeon_bootloader_entry_addr;
|
||||
|
||||
extern void (*octeon_irq_setup_secondary)(void);
|
||||
|
||||
typedef void (*octeon_irq_ip4_handler_t)(void);
|
||||
void octeon_irq_set_ip4_handler(octeon_irq_ip4_handler_t);
|
||||
|
||||
#endif /* __ASM_OCTEON_OCTEON_H */
|
||||
|
Reference in New Issue
Block a user