crypto: inside-secure - Add support for 256 bit wide internal bus
This patch adds support for large EIP197's with a 256 bit wide internal bus, which affects the format of the result descriptor due to internal alignment requirements. Signed-off-by: Pascal van Leeuwen <pvanleeuwen@verimatrix.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
This commit is contained in:

committed by
Herbert Xu

parent
a9a89624f0
commit
84ca4e54ab
@@ -14,7 +14,7 @@ int safexcel_init_ring_descriptors(struct safexcel_crypto_priv *priv,
|
||||
struct safexcel_desc_ring *cdr,
|
||||
struct safexcel_desc_ring *rdr)
|
||||
{
|
||||
cdr->offset = sizeof(u32) * priv->config.cd_offset;
|
||||
cdr->offset = priv->config.cd_offset;
|
||||
cdr->base = dmam_alloc_coherent(priv->dev,
|
||||
cdr->offset * EIP197_DEFAULT_RING_SIZE,
|
||||
&cdr->base_dma, GFP_KERNEL);
|
||||
@@ -24,7 +24,7 @@ int safexcel_init_ring_descriptors(struct safexcel_crypto_priv *priv,
|
||||
cdr->base_end = cdr->base + cdr->offset * (EIP197_DEFAULT_RING_SIZE - 1);
|
||||
cdr->read = cdr->base;
|
||||
|
||||
rdr->offset = sizeof(u32) * priv->config.rd_offset;
|
||||
rdr->offset = priv->config.rd_offset;
|
||||
rdr->base = dmam_alloc_coherent(priv->dev,
|
||||
rdr->offset * EIP197_DEFAULT_RING_SIZE,
|
||||
&rdr->base_dma, GFP_KERNEL);
|
||||
|
Reference in New Issue
Block a user