clk: Add driver for Maxim 77802 PMIC clocks
The MAX77802 PMIC has two 32.768kHz Buffered Clock Outputs with Low Jitter Mode. This patch adds support for these two clocks. Signed-off-by: Javier Martinez Canillas <javier.martinez@collabora.co.uk> Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>
This commit is contained in:

committed by
Mike Turquette

parent
fcd0864cdb
commit
83ccf16cb9
22
include/dt-bindings/clock/maxim,max77802.h
Normal file
22
include/dt-bindings/clock/maxim,max77802.h
Normal file
@@ -0,0 +1,22 @@
|
||||
/*
|
||||
* Copyright (C) 2014 Google, Inc
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
* Device Tree binding constants clocks for the Maxim 77802 PMIC.
|
||||
*/
|
||||
|
||||
#ifndef _DT_BINDINGS_CLOCK_MAXIM_MAX77802_CLOCK_H
|
||||
#define _DT_BINDINGS_CLOCK_MAXIM_MAX77802_CLOCK_H
|
||||
|
||||
/* Fixed rate clocks. */
|
||||
|
||||
#define MAX77802_CLK_32K_AP 0
|
||||
#define MAX77802_CLK_32K_CP 1
|
||||
|
||||
/* Total number of clocks. */
|
||||
#define MAX77802_CLKS_NUM (MAX77802_CLK_32K_CP + 1)
|
||||
|
||||
#endif /* _DT_BINDINGS_CLOCK_MAXIM_MAX77802_CLOCK_H */
|
Reference in New Issue
Block a user