sparc64: Increase MAX_PHYS_ADDRESS_BITS to 53.
Make sure, at compile time, that the kernel can properly support whatever MAX_PHYS_ADDRESS_BITS is defined to. On M7 chips, use a max_phys_bits value of 49. Based upon a patch by Bob Picco. Signed-off-by: David S. Miller <davem@davemloft.net> Acked-by: Bob Picco <bob.picco@oracle.com>
This commit is contained in:
@@ -122,11 +122,11 @@ extern unsigned long PAGE_OFFSET;
|
||||
|
||||
#endif /* !(__ASSEMBLY__) */
|
||||
|
||||
/* The maximum number of physical memory address bits we support, this
|
||||
* is used to size various tables used to manage kernel TLB misses and
|
||||
* also the sparsemem code.
|
||||
/* The maximum number of physical memory address bits we support. The
|
||||
* largest value we can support is whatever "KPGD_SHIFT + KPTE_BITS"
|
||||
* evaluates to.
|
||||
*/
|
||||
#define MAX_PHYS_ADDRESS_BITS 47
|
||||
#define MAX_PHYS_ADDRESS_BITS 53
|
||||
|
||||
#define ILOG2_4MB 22
|
||||
#define ILOG2_256MB 28
|
||||
|
Reference in New Issue
Block a user