xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: imx6qdl-apf6dev: use DRM bindings

Browse Source 
Describe the parallel LCD using simple panel driver.

Signed-off-by: Sébastien Szymanski <sebastien.szymanski@armadeus.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Sébastien Szymanski
2019-10-22 15:16:55 +02:00
committed by Shawn Guo
parent 9ce84cc667
commit 7b45cc50cc
1 changed files with 27 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

48
arch/arm/boot/dts/imx6qdl-apf6dev.dtsi
View File

@@ -21,33 +21,27 @@
disp0 { disp0 {
compatible = "fsl,imx-parallel-display"; compatible = "fsl,imx-parallel-display";
interface-pix-fmt = "bgr666";
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ipu1_disp1>; pinctrl-0 = <&pinctrl_ipu1_disp0>;
display-timings { #address-cells = <1>;
lw700 { #size-cells = <0>;
clock-frequency = <33000033>;
hactive = <800>; port@0 {
vactive = <480>; reg = <0>;
hback-porch = <96>;
hfront-porch = <96>;
vback-porch = <20>;
vfront-porch = <21>;
hsync-len = <64>;
vsync-len = <4>;
hsync-active = <1>;
vsync-active = <1>;
de-active = <1>;
pixelclk-active = <1>;
};
};
port {
display_in: endpoint { display_in: endpoint {
remote-endpoint = <&ipu1_di0_disp0>; remote-endpoint = <&ipu1_di0_disp0>;
}; };
}; };
port@1 {
reg = <1>;
display_out: endpoint {
remote-endpoint = <&panel_in>;
};
};
}; };
gpio-keys { gpio-keys {
@@ -76,6 +70,18 @@
}; };
}; };
panel {
compatible = "armadeus,st0700-adapt";
power-supply = <&reg_3p3v>;
backlight = <&backlight>;
port {
panel_in: endpoint {
remote-endpoint = <&display_out>;
};
};
};
reg_3p3v: regulator-3p3v { reg_3p3v: regulator-3p3v {
compatible = "regulator-fixed"; compatible = "regulator-fixed";
regulator-name = "3P3V"; regulator-name = "3P3V";
@@ -351,7 +357,7 @@
>; >;
}; };
pinctrl_ipu1_disp1: ipu1disp1grp { pinctrl_ipu1_disp0: ipu1disp0grp {
fsl,pins = < fsl,pins = <
MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x100b1 MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x100b1
MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x100b1 MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x100b1