MIPS: SEAD3: Probe EHCI controller using DT
Probe the SEAD3 EHCI controller using the generic-ehci driver & device tree rather than platform code, in order to reduce the amount of the latter. Now that no devices probed from platform code require interrupts, remove the retrieval of the IRQ domain & sead3int.h. Signed-off-by: Paul Burton <paul.burton@imgtec.com> Cc: Rob Herring <robh+dt@kernel.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: linux-mips@linux-mips.org Cc: devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/14051/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:

committed by
Ralf Baechle

parent
a34e93882d
commit
7afd2a5aec
@@ -1,21 +0,0 @@
|
||||
/*
|
||||
* This file is subject to the terms and conditions of the GNU General Public
|
||||
* License. See the file "COPYING" in the main directory of this archive
|
||||
* for more details.
|
||||
*
|
||||
* Copyright (C) 2000,2012 MIPS Technologies, Inc. All rights reserved.
|
||||
* Douglas Leung <douglas@mips.com>
|
||||
* Steven J. Hill <sjhill@mips.com>
|
||||
*/
|
||||
#ifndef _MIPS_SEAD3INT_H
|
||||
#define _MIPS_SEAD3INT_H
|
||||
|
||||
#include <linux/irqchip/mips-gic.h>
|
||||
|
||||
/* CPU interrupt offsets */
|
||||
#define CPU_INT_EHCI 2
|
||||
|
||||
/* GIC interrupt offsets */
|
||||
#define GIC_INT_EHCI GIC_SHARED_TO_HWIRQ(5)
|
||||
|
||||
#endif /* !(_MIPS_SEAD3INT_H) */
|
Reference in New Issue
Block a user