MIPS: asm: cpu: Add cpu flag for Enhanced Virtual Addressing
The MIPS *Aptiv family uses bit 28 in Config5 CP0 register to indicate whether the core supports EVA or not. Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
This commit is contained in:

committed by
Ralf Baechle

parent
27b3db2031
commit
7ae6696656
@@ -359,6 +359,7 @@ enum cpu_type_enum {
|
||||
#define MIPS_CPU_MICROMIPS 0x01000000 /* CPU has microMIPS capability */
|
||||
#define MIPS_CPU_TLBINV 0x02000000 /* CPU supports TLBINV/F */
|
||||
#define MIPS_CPU_SEGMENTS 0x04000000 /* CPU supports Segmentation Control registers */
|
||||
#define MIPS_CPU_EVA 0x80000000 /* CPU supports Enhanced Virtual Addressing */
|
||||
|
||||
/*
|
||||
* CPU ASE encodings
|
||||
|
Reference in New Issue
Block a user