xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

riscv: fix misalgned trap vector base address

Browse Source 
commit 64a19591a2938b170aa736443d5d3bf4c51e1388 upstream.

The trap vector marked by label .Lsecondary_park must align on a
4-byte boundary, as the {m,s}tvec is defined to require 4-byte
alignment.

Signed-off-by: Chen Lu <181250012@smail.nju.edu.cn>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
Fixes: e011995e82 ("RISC-V: Move relocate and few other functions out of __init")
Cc: stable@vger.kernel.org
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Chen Lu
2021-10-18 13:22:38 +08:00
committed by Greg Kroah-Hartman
parent acb8832f6a
commit 7a4cf25d83
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
arch/riscv/kernel/head.S
View File

@@ -175,6 +175,7 @@ setup_trap_vector:
csrw CSR_SCRATCH, zero csrw CSR_SCRATCH, zero
ret ret
.align 2
.Lsecondary_park: .Lsecondary_park:
/* We lack SMP support or have too many harts, so park this hart */ /* We lack SMP support or have too many harts, so park this hart */
wfi wfi