PCMCIA: sa11x0: nanoengine: convert reset handling to use GPIO subsystem
Rather than accessing GPSR and GPCR directly, use the GPIO subsystem instead. Acked-by: Dominik Brodowski <linux@dominikbrodowski.net> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
@@ -20,8 +20,8 @@
|
||||
#define GPIO_PC_READY1 12 /* ready for socket 1 (active high) */
|
||||
#define GPIO_PC_CD0 13 /* detect for socket 0 (active low) */
|
||||
#define GPIO_PC_CD1 14 /* detect for socket 1 (active low) */
|
||||
#define GPIO_PC_RESET0 GPIO_GPIO(15) /* reset socket 0 */
|
||||
#define GPIO_PC_RESET1 GPIO_GPIO(16) /* reset socket 1 */
|
||||
#define GPIO_PC_RESET0 15 /* reset socket 0 */
|
||||
#define GPIO_PC_RESET1 16 /* reset socket 1 */
|
||||
|
||||
#define NANOENGINE_IRQ_GPIO_PCI IRQ_GPIO0
|
||||
#define NANOENGINE_IRQ_GPIO_PC_READY0 IRQ_GPIO11
|
||||
|
Reference in New Issue
Block a user