MIPS: Whitespace cleanup.
Having received another series of whitespace patches I decided to do this once and for all rather than dealing with this kind of patches trickling in forever. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Este cometimento está contido em:
Ralf Baechle
@@ -33,12 +33,12 @@ static void sead3_fled_set(struct led_classdev *led_cdev,
|
||||
|
||||
static struct led_classdev sead3_pled = {
|
||||
.name = "sead3::pled",
|
||||
.brightness_set = sead3_pled_set,
|
||||
.brightness_set = sead3_pled_set,
|
||||
};
|
||||
|
||||
static struct led_classdev sead3_fled = {
|
||||
.name = "sead3::fled",
|
||||
.brightness_set = sead3_fled_set,
|
||||
.brightness_set = sead3_fled_set,
|
||||
};
|
||||
|
||||
#ifdef CONFIG_PM
|
||||
|
||||
@@ -10,8 +10,8 @@
|
||||
#include <linux/serial_reg.h>
|
||||
#include <linux/io.h>
|
||||
|
||||
#define SEAD_UART1_REGS_BASE 0xbf000800 /* ttyS1 = DB9 port */
|
||||
#define SEAD_UART0_REGS_BASE 0xbf000900 /* ttyS0 = USB port */
|
||||
#define SEAD_UART1_REGS_BASE 0xbf000800 /* ttyS1 = DB9 port */
|
||||
#define SEAD_UART0_REGS_BASE 0xbf000900 /* ttyS0 = USB port */
|
||||
#define PORT(base_addr, offset) ((unsigned int __iomem *)(base_addr+(offset)*4))
|
||||
|
||||
static char console_port = 1;
|
||||
|
||||
@@ -21,7 +21,7 @@ static unsigned int max_display_count;
|
||||
#define LCD_SETDDRAM 0x80
|
||||
#define LCD_IR_BF 0x80
|
||||
|
||||
const char display_string[] = " LINUX ON SEAD3 ";
|
||||
const char display_string[] = " LINUX ON SEAD3 ";
|
||||
|
||||
static void scroll_display_message(unsigned long data);
|
||||
static DEFINE_TIMER(mips_scroll_timer, scroll_display_message, HZ, 0);
|
||||
|
||||
@@ -13,32 +13,32 @@
|
||||
#include <linux/platform_device.h>
|
||||
|
||||
#define PIC32_I2CxCON 0x0000
|
||||
#define PIC32_I2CCON_ON (1<<15)
|
||||
#define PIC32_I2CCON_ACKDT (1<<5)
|
||||
#define PIC32_I2CCON_ACKEN (1<<4)
|
||||
#define PIC32_I2CCON_RCEN (1<<3)
|
||||
#define PIC32_I2CCON_PEN (1<<2)
|
||||
#define PIC32_I2CCON_RSEN (1<<1)
|
||||
#define PIC32_I2CCON_SEN (1<<0)
|
||||
#define PIC32_I2CCON_ON (1<<15)
|
||||
#define PIC32_I2CCON_ACKDT (1<<5)
|
||||
#define PIC32_I2CCON_ACKEN (1<<4)
|
||||
#define PIC32_I2CCON_RCEN (1<<3)
|
||||
#define PIC32_I2CCON_PEN (1<<2)
|
||||
#define PIC32_I2CCON_RSEN (1<<1)
|
||||
#define PIC32_I2CCON_SEN (1<<0)
|
||||
#define PIC32_I2CxCONCLR 0x0004
|
||||
#define PIC32_I2CxCONSET 0x0008
|
||||
#define PIC32_I2CxSTAT 0x0010
|
||||
#define PIC32_I2CxSTATCLR 0x0014
|
||||
#define PIC32_I2CSTAT_ACKSTAT (1<<15)
|
||||
#define PIC32_I2CSTAT_TRSTAT (1<<14)
|
||||
#define PIC32_I2CSTAT_BCL (1<<10)
|
||||
#define PIC32_I2CSTAT_IWCOL (1<<7)
|
||||
#define PIC32_I2CSTAT_I2COV (1<<6)
|
||||
#define PIC32_I2CSTAT_ACKSTAT (1<<15)
|
||||
#define PIC32_I2CSTAT_TRSTAT (1<<14)
|
||||
#define PIC32_I2CSTAT_BCL (1<<10)
|
||||
#define PIC32_I2CSTAT_IWCOL (1<<7)
|
||||
#define PIC32_I2CSTAT_I2COV (1<<6)
|
||||
#define PIC32_I2CxBRG 0x0040
|
||||
#define PIC32_I2CxTRN 0x0050
|
||||
#define PIC32_I2CxRCV 0x0060
|
||||
|
||||
static DEFINE_SPINLOCK(pic32_bus_lock);
|
||||
|
||||
static void __iomem *bus_xfer = (void __iomem *)0xbf000600;
|
||||
static void __iomem *bus_xfer = (void __iomem *)0xbf000600;
|
||||
static void __iomem *bus_status = (void __iomem *)0xbf000060;
|
||||
|
||||
#define DELAY() udelay(100)
|
||||
#define DELAY() udelay(100)
|
||||
|
||||
static inline unsigned int ioready(void)
|
||||
{
|
||||
|
||||
@@ -19,8 +19,8 @@ static struct smsc911x_platform_config sead3_smsc911x_data = {
|
||||
|
||||
struct resource sead3_net_resourcess[] = {
|
||||
{
|
||||
.start = 0x1f010000,
|
||||
.end = 0x1f01ffff,
|
||||
.start = 0x1f010000,
|
||||
.end = 0x1f01ffff,
|
||||
.flags = IORESOURCE_MEM
|
||||
},
|
||||
{
|
||||
|
||||
@@ -17,16 +17,16 @@
|
||||
#define PIC32_SYSRD 0x02
|
||||
#define PIC32_WR 0x10
|
||||
#define PIC32_SYSWR 0x20
|
||||
#define PIC32_IRQ_CLR 0x40
|
||||
#define PIC32_IRQ_CLR 0x40
|
||||
#define PIC32_STATUS 0x80
|
||||
|
||||
#define DELAY() udelay(100) /* FIXME: needed? */
|
||||
#define DELAY() udelay(100) /* FIXME: needed? */
|
||||
|
||||
/* spinlock to ensure atomic access to PIC32 */
|
||||
static DEFINE_SPINLOCK(pic32_bus_lock);
|
||||
|
||||
/* FIXME: io_remap these */
|
||||
static void __iomem *bus_xfer = (void __iomem *)0xbf000600;
|
||||
static void __iomem *bus_xfer = (void __iomem *)0xbf000600;
|
||||
static void __iomem *bus_status = (void __iomem *)0xbf000060;
|
||||
|
||||
static inline unsigned int ioready(void)
|
||||
|
||||
@@ -19,40 +19,40 @@
|
||||
#define PIC32_I2CxCONCLR 0x0004
|
||||
#define PIC32_I2CxCONSET 0x0008
|
||||
#define PIC32_I2CxCONINV 0x000C
|
||||
#define I2CCON_ON (1<<15)
|
||||
#define I2CCON_FRZ (1<<14)
|
||||
#define I2CCON_SIDL (1<<13)
|
||||
#define I2CCON_SCLREL (1<<12)
|
||||
#define I2CCON_STRICT (1<<11)
|
||||
#define I2CCON_A10M (1<<10)
|
||||
#define I2CCON_DISSLW (1<<9)
|
||||
#define I2CCON_SMEN (1<<8)
|
||||
#define I2CCON_GCEN (1<<7)
|
||||
#define I2CCON_STREN (1<<6)
|
||||
#define I2CCON_ACKDT (1<<5)
|
||||
#define I2CCON_ACKEN (1<<4)
|
||||
#define I2CCON_RCEN (1<<3)
|
||||
#define I2CCON_PEN (1<<2)
|
||||
#define I2CCON_RSEN (1<<1)
|
||||
#define I2CCON_SEN (1<<0)
|
||||
#define I2CCON_ON (1<<15)
|
||||
#define I2CCON_FRZ (1<<14)
|
||||
#define I2CCON_SIDL (1<<13)
|
||||
#define I2CCON_SCLREL (1<<12)
|
||||
#define I2CCON_STRICT (1<<11)
|
||||
#define I2CCON_A10M (1<<10)
|
||||
#define I2CCON_DISSLW (1<<9)
|
||||
#define I2CCON_SMEN (1<<8)
|
||||
#define I2CCON_GCEN (1<<7)
|
||||
#define I2CCON_STREN (1<<6)
|
||||
#define I2CCON_ACKDT (1<<5)
|
||||
#define I2CCON_ACKEN (1<<4)
|
||||
#define I2CCON_RCEN (1<<3)
|
||||
#define I2CCON_PEN (1<<2)
|
||||
#define I2CCON_RSEN (1<<1)
|
||||
#define I2CCON_SEN (1<<0)
|
||||
|
||||
#define PIC32_I2CxSTAT 0x0010
|
||||
#define PIC32_I2CxSTATCLR 0x0014
|
||||
#define PIC32_I2CxSTATSET 0x0018
|
||||
#define PIC32_I2CxSTATINV 0x001C
|
||||
#define I2CSTAT_ACKSTAT (1<<15)
|
||||
#define I2CSTAT_TRSTAT (1<<14)
|
||||
#define I2CSTAT_BCL (1<<10)
|
||||
#define I2CSTAT_GCSTAT (1<<9)
|
||||
#define I2CSTAT_ADD10 (1<<8)
|
||||
#define I2CSTAT_IWCOL (1<<7)
|
||||
#define I2CSTAT_I2COV (1<<6)
|
||||
#define I2CSTAT_DA (1<<5)
|
||||
#define I2CSTAT_P (1<<4)
|
||||
#define I2CSTAT_S (1<<3)
|
||||
#define I2CSTAT_RW (1<<2)
|
||||
#define I2CSTAT_RBF (1<<1)
|
||||
#define I2CSTAT_TBF (1<<0)
|
||||
#define I2CSTAT_ACKSTAT (1<<15)
|
||||
#define I2CSTAT_TRSTAT (1<<14)
|
||||
#define I2CSTAT_BCL (1<<10)
|
||||
#define I2CSTAT_GCSTAT (1<<9)
|
||||
#define I2CSTAT_ADD10 (1<<8)
|
||||
#define I2CSTAT_IWCOL (1<<7)
|
||||
#define I2CSTAT_I2COV (1<<6)
|
||||
#define I2CSTAT_DA (1<<5)
|
||||
#define I2CSTAT_P (1<<4)
|
||||
#define I2CSTAT_S (1<<3)
|
||||
#define I2CSTAT_RW (1<<2)
|
||||
#define I2CSTAT_RBF (1<<1)
|
||||
#define I2CSTAT_TBF (1<<0)
|
||||
|
||||
#define PIC32_I2CxADD 0x0020
|
||||
#define PIC32_I2CxADDCLR 0x0024
|
||||
|
||||
@@ -43,11 +43,11 @@ static unsigned int __init estimate_cpu_frequency(void)
|
||||
|
||||
local_irq_save(flags);
|
||||
|
||||
orig = readl(status_reg) & 0x2; /* get original sample */
|
||||
orig = readl(status_reg) & 0x2; /* get original sample */
|
||||
/* wait for transition */
|
||||
while ((readl(status_reg) & 0x2) == orig)
|
||||
;
|
||||
orig = orig ^ 0x2; /* flip the bit */
|
||||
orig = orig ^ 0x2; /* flip the bit */
|
||||
|
||||
write_c0_count(0);
|
||||
|
||||
@@ -56,7 +56,7 @@ static unsigned int __init estimate_cpu_frequency(void)
|
||||
/* wait for transition */
|
||||
while ((readl(status_reg) & 0x2) == orig)
|
||||
;
|
||||
orig = orig ^ 0x2; /* flip the bit */
|
||||
orig = orig ^ 0x2; /* flip the bit */
|
||||
tick++;
|
||||
}
|
||||
|
||||
@@ -71,7 +71,7 @@ static unsigned int __init estimate_cpu_frequency(void)
|
||||
(prid != (PRID_COMP_MIPS | PRID_IMP_25KF)))
|
||||
freq *= 2;
|
||||
|
||||
freq += 5000; /* rounding */
|
||||
freq += 5000; /* rounding */
|
||||
freq -= freq%10000;
|
||||
|
||||
return freq ;
|
||||
|
||||
Criar uma nova questão referindo esta
Bloquear um utilizador