amd-xgbe: Adjust register settings to improve performance
Add support to change some general performance settings and to provide some performance settings based on the device that is probed. This includes: - Setting the maximum read/write outstanding request limit - Reducing the AXI interface burst length size - Selectively setting the Tx and Rx descriptor pre-fetch threshold - Selectively setting additional cache coherency controls Tested and verified on all versions of the hardware. Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:

committed by
David S. Miller

parent
7e1e6b86a5
commit
6f595959c0
@@ -140,8 +140,11 @@ static void xgbe_default_config(struct xgbe_prv_data *pdata)
|
||||
{
|
||||
DBGPR("-->xgbe_default_config\n");
|
||||
|
||||
pdata->blen = DMA_SBMR_BLEN_256;
|
||||
pdata->blen = DMA_SBMR_BLEN_64;
|
||||
pdata->pbl = DMA_PBL_128;
|
||||
pdata->aal = 1;
|
||||
pdata->rd_osr_limit = 8;
|
||||
pdata->wr_osr_limit = 8;
|
||||
pdata->tx_sf_mode = MTL_TSF_ENABLE;
|
||||
pdata->tx_threshold = MTL_TX_THRESHOLD_64;
|
||||
pdata->tx_osp_mode = DMA_OSP_ENABLE;
|
||||
|
Reference in New Issue
Block a user