xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

sh: sh772[34]: Set serial port sampling rate to 8 for SCIFA ports

Browse Source 
SCIFA ports on sh7723 and sh7724 seem to use a sampling rate of half the
value specified in the datasheet. This is currently handled by a custom
baud rate calculation algorithm. The algorithm ID will be removed from
platform data, set the sampling rate directly instead.

Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Laurent Pinchart
2013-12-06 10:59:49 +01:00
committed by Simon Horman
parent d850acf975
commit 64c535e942
2 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
arch/sh/kernel/cpu/sh4a/setup-sh7723.c
View File

@@ -98,7 +98,7 @@ static struct plat_sci_port scif3_platform_data = {
.flags = UPF_BOOT_AUTOCONF, .flags = UPF_BOOT_AUTOCONF,
.port_reg = SCIx_NOT_SUPPORTED, .port_reg = SCIx_NOT_SUPPORTED,
.scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE, .scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
.scbrr_algo_id = SCBRR_ALGO_3, .sampling_rate = 8,
.type = PORT_SCIFA, .type = PORT_SCIFA,
}; };
@@ -121,7 +121,7 @@ static struct plat_sci_port scif4_platform_data = {
.port_reg = SCIx_NOT_SUPPORTED, .port_reg = SCIx_NOT_SUPPORTED,
.flags = UPF_BOOT_AUTOCONF, .flags = UPF_BOOT_AUTOCONF,
.scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE, .scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
.scbrr_algo_id = SCBRR_ALGO_3, .sampling_rate = 8,
.type = PORT_SCIFA, .type = PORT_SCIFA,
}; };
@@ -144,7 +144,7 @@ static struct plat_sci_port scif5_platform_data = {
.port_reg = SCIx_NOT_SUPPORTED, .port_reg = SCIx_NOT_SUPPORTED,
.flags = UPF_BOOT_AUTOCONF, .flags = UPF_BOOT_AUTOCONF,
.scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE, .scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
.scbrr_algo_id = SCBRR_ALGO_3, .sampling_rate = 8,
.type = PORT_SCIFA, .type = PORT_SCIFA,
}; };

6
arch/sh/kernel/cpu/sh4a/setup-sh7724.c
View File

@@ -365,7 +365,7 @@ static struct plat_sci_port scif3_platform_data = {
.port_reg = SCIx_NOT_SUPPORTED, .port_reg = SCIx_NOT_SUPPORTED,
.flags = UPF_BOOT_AUTOCONF, .flags = UPF_BOOT_AUTOCONF,
.scscr = SCSCR_RE | SCSCR_TE, .scscr = SCSCR_RE | SCSCR_TE,
.scbrr_algo_id = SCBRR_ALGO_3, .sampling_rate = 8,
.type = PORT_SCIFA, .type = PORT_SCIFA,
}; };
@@ -388,7 +388,7 @@ static struct plat_sci_port scif4_platform_data = {
.port_reg = SCIx_NOT_SUPPORTED, .port_reg = SCIx_NOT_SUPPORTED,
.flags = UPF_BOOT_AUTOCONF, .flags = UPF_BOOT_AUTOCONF,
.scscr = SCSCR_RE | SCSCR_TE, .scscr = SCSCR_RE | SCSCR_TE,
.scbrr_algo_id = SCBRR_ALGO_3, .sampling_rate = 8,
.type = PORT_SCIFA, .type = PORT_SCIFA,
}; };
@@ -411,7 +411,7 @@ static struct plat_sci_port scif5_platform_data = {
.port_reg = SCIx_NOT_SUPPORTED, .port_reg = SCIx_NOT_SUPPORTED,
.flags = UPF_BOOT_AUTOCONF, .flags = UPF_BOOT_AUTOCONF,
.scscr = SCSCR_RE | SCSCR_TE, .scscr = SCSCR_RE | SCSCR_TE,
.scbrr_algo_id = SCBRR_ALGO_3, .sampling_rate = 8,
.type = PORT_SCIFA, .type = PORT_SCIFA,
}; };