ARM: OMAP4: PM: Add L2X0 cache lowpower support
When MPUSS hits off-mode, L2 cache is lost. This patch adds L2X0 necessary maintenance operations and context restoration in the low power code. Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com> Acked-by: Jean Pihet <j-pihet@ti.com> Reviewed-by: Kevin Hilman <khilman@ti.com> Tested-by: Vishwanath BS <vishwanath.bs@ti.com> Signed-off-by: Kevin Hilman <khilman@ti.com>
This commit is contained in:

committed by
Kevin Hilman

parent
0f3cf2ec81
commit
5e94c6e33e
@@ -37,8 +37,13 @@
|
||||
|
||||
/* Secure Monitor mode APIs */
|
||||
#define OMAP4_MON_SCU_PWR_INDEX 0x108
|
||||
#define OMAP4_MON_L2X0_DBG_CTRL_INDEX 0x100
|
||||
#define OMAP4_MON_L2X0_CTRL_INDEX 0x102
|
||||
#define OMAP4_MON_L2X0_AUXCTRL_INDEX 0x109
|
||||
#define OMAP4_MON_L2X0_PREFETCH_INDEX 0x113
|
||||
|
||||
/* Secure PPA(Primary Protected Application) APIs */
|
||||
#define OMAP4_PPA_L2_POR_INDEX 0x23
|
||||
#define OMAP4_PPA_CPU_ACTRL_SMP_INDEX 0x25
|
||||
|
||||
#ifndef __ASSEMBLER__
|
||||
|
Reference in New Issue
Block a user