ASoC: tegra: support new register layouts in Tegra124
Tegra124 introduces some small changes to the layout of some registers. Modify the affected drivers to program those registers appropriately based on which SoC they're running on. Tegra124 also introduced some new modules on the AHUB configlink register bus. These will require new entries in configlink_clocks[] in the AHUB driver. However, supporting that change likely relies on switching Tegra to the common reset framework, so I'll defer that change for now. Based-on-work-by: Arun Shamanna Lakshmi <aruns@nvidia.com> Based-on-work-by: Songhee Baek <sbaek@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Mark Brown <broonie@linaro.org>
This commit is contained in:

committed by
Mark Brown

parent
61e6cfa80d
commit
5e049fce36
@@ -182,6 +182,8 @@ int tegra_asoc_utils_init(struct tegra_asoc_utils_data *data,
|
||||
data->soc = TEGRA_ASOC_UTILS_SOC_TEGRA30;
|
||||
else if (of_machine_is_compatible("nvidia,tegra114"))
|
||||
data->soc = TEGRA_ASOC_UTILS_SOC_TEGRA114;
|
||||
else if (of_machine_is_compatible("nvidia,tegra124"))
|
||||
data->soc = TEGRA_ASOC_UTILS_SOC_TEGRA124;
|
||||
else {
|
||||
dev_err(data->dev, "SoC unknown to Tegra ASoC utils\n");
|
||||
return -EINVAL;
|
||||
|
Reference in New Issue
Block a user