ath9k_hw: update EEPROM data structure for AR9280
Adds read access for the 5 GHz fast clock flag Signed-off-by: Felix Fietkau <nbd@openwrt.org> Signed-off-by: John W. Linville <linville@tuxdriver.com>
This commit is contained in:

committed by
John W. Linville

parent
e55537240f
commit
5b75d0fca5
@@ -300,7 +300,8 @@ struct base_eep_header {
|
||||
u32 binBuildNumber;
|
||||
u8 deviceType;
|
||||
u8 pwdclkind;
|
||||
u8 futureBase_1[2];
|
||||
u8 fastClk5g;
|
||||
u8 divChain;
|
||||
u8 rxGainType;
|
||||
u8 dacHiPwrMode_5G;
|
||||
u8 openLoopPwrCntl;
|
||||
|
Reference in New Issue
Block a user