xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

parisc: Update comments in syscall.S regarding wide userland

Browse Source 
We do support running 64-bit userspace processes, although there isn't
yet full gcc and glibc support. Anyway, fix the comments to reflect the
reality.

Signed-off-by: Helge Deller <deller@gmx.de>
This commit is contained in:
Helge Deller
2018-08-16 22:36:26 +02:00
parent b6fc0cccb6
commit 54c770da99
1 changed files with 3 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
arch/parisc/kernel/syscall.S
View File

@@ -108,12 +108,8 @@ linux_gateway_entry:
mtsp %r0,%sr6 /* get kernel space into sr6 */ mtsp %r0,%sr6 /* get kernel space into sr6 */
#ifdef CONFIG_64BIT #ifdef CONFIG_64BIT
/* for now we can *always* set the W bit on entry to the syscall /* Store W bit on entry to the syscall in case it's a wide userland
* since we don't support wide userland processes. We could * process. */
* also save the current SM other than in r0 and restore it on
* exit from the syscall, and also use that value to know
* whether to do narrow or wide syscalls. -PB
*/
ssm PSW_SM_W, %r1 ssm PSW_SM_W, %r1
extrd,u %r1,PSW_W_BIT,1,%r1 extrd,u %r1,PSW_W_BIT,1,%r1
/* sp must be aligned on 4, so deposit the W bit setting into /* sp must be aligned on 4, so deposit the W bit setting into
@@ -478,16 +474,13 @@ tracesys_sigexit:
lws_start: lws_start:
#ifdef CONFIG_64BIT #ifdef CONFIG_64BIT
/* FIXME: If we are a 64-bit kernel just
* turn this on unconditionally.
*/
ssm PSW_SM_W, %r1 ssm PSW_SM_W, %r1
extrd,u %r1,PSW_W_BIT,1,%r1 extrd,u %r1,PSW_W_BIT,1,%r1
/* sp must be aligned on 4, so deposit the W bit setting into /* sp must be aligned on 4, so deposit the W bit setting into
* the bottom of sp temporarily */ * the bottom of sp temporarily */
or,ev %r1,%r30,%r30 or,ev %r1,%r30,%r30
/* Clip LWS number to a 32-bit value always */ /* Clip LWS number to a 32-bit value for 32-bit processes */
depdi 0, 31, 32, %r20 depdi 0, 31, 32, %r20
#endif #endif