MIPS: ralink: add mt7628an support
Signed-off-by: John Crispin <blogic@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/8031/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:

committed by
Ralf Baechle

parent
1dc5c2cfc1
commit
53263a1c68
@@ -13,6 +13,13 @@
|
||||
#ifndef _MT7620_REGS_H_
|
||||
#define _MT7620_REGS_H_
|
||||
|
||||
enum mt762x_soc_type {
|
||||
MT762X_SOC_UNKNOWN = 0,
|
||||
MT762X_SOC_MT7620A,
|
||||
MT762X_SOC_MT7620N,
|
||||
MT762X_SOC_MT7628AN,
|
||||
};
|
||||
|
||||
#define MT7620_SYSC_BASE 0x10000000
|
||||
|
||||
#define SYSC_REG_CHIP_NAME0 0x00
|
||||
@@ -27,6 +34,7 @@
|
||||
|
||||
#define MT7620_CHIP_NAME0 0x3637544d
|
||||
#define MT7620_CHIP_NAME1 0x20203032
|
||||
#define MT7628_CHIP_NAME1 0x20203832
|
||||
|
||||
#define SYSCFG0_XTAL_FREQ_SEL BIT(6)
|
||||
|
||||
@@ -71,6 +79,9 @@
|
||||
#define SYSCFG0_DRAM_TYPE_DDR1 1
|
||||
#define SYSCFG0_DRAM_TYPE_DDR2 2
|
||||
|
||||
#define SYSCFG0_DRAM_TYPE_DDR2_MT7628 0
|
||||
#define SYSCFG0_DRAM_TYPE_DDR1_MT7628 1
|
||||
|
||||
#define MT7620_DRAM_BASE 0x0
|
||||
#define MT7620_SDRAM_SIZE_MIN 2
|
||||
#define MT7620_SDRAM_SIZE_MAX 64
|
||||
|
Reference in New Issue
Block a user