crypto: bfin_crc - access crc registers by readl and writel functions
Move architecture independant crc header file out of the blackfin folder. Signed-off-by: Sonic Zhang <sonic.zhang@analog.com> Reviewed-by: Marek Vasut <marex@denx.de> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
This commit is contained in:
Sonic Zhang
committed by
Herbert Xu
Herbert Xu
orang tua
2d9cab5194
melakukan
52e6e543f2
@@ -30,9 +30,11 @@
|
||||
#include <crypto/internal/hash.h>
|
||||
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/bfin_crc.h>
|
||||
#include <asm/dma.h>
|
||||
#include <asm/portmux.h>
|
||||
#include <asm/io.h>
|
||||
|
||||
#include "bfin_crc.h"
|
||||
|
||||
#define CRC_CCRYPTO_QUEUE_LENGTH 5
|
||||
|
||||
@@ -54,7 +56,7 @@ struct bfin_crypto_crc {
|
||||
int irq;
|
||||
int dma_ch;
|
||||
u32 poly;
|
||||
volatile struct crc_register *regs;
|
||||
struct crc_register *regs;
|
||||
|
||||
struct ahash_request *req; /* current request in operation */
|
||||
struct dma_desc_array *sg_cpu; /* virt addr of sg dma descriptors */
|
||||
@@ -132,13 +134,13 @@ static struct scatterlist *sg_get(struct scatterlist *sg_list, unsigned int nent
|
||||
|
||||
static int bfin_crypto_crc_init_hw(struct bfin_crypto_crc *crc, u32 key)
|
||||
{
|
||||
crc->regs->datacntrld = 0;
|
||||
crc->regs->control = MODE_CALC_CRC << OPMODE_OFFSET;
|
||||
crc->regs->curresult = key;
|
||||
writel(0, &crc->regs->datacntrld);
|
||||
writel(MODE_CALC_CRC << OPMODE_OFFSET, &crc->regs->control);
|
||||
writel(key, &crc->regs->curresult);
|
||||
|
||||
/* setup CRC interrupts */
|
||||
crc->regs->status = CMPERRI | DCNTEXPI;
|
||||
crc->regs->intrenset = CMPERRI | DCNTEXPI;
|
||||
writel(CMPERRI | DCNTEXPI, &crc->regs->status);
|
||||
writel(CMPERRI | DCNTEXPI, &crc->regs->intrenset);
|
||||
|
||||
return 0;
|
||||
}
|
||||
@@ -303,6 +305,7 @@ static int bfin_crypto_crc_handle_queue(struct bfin_crypto_crc *crc,
|
||||
int nsg, i, j;
|
||||
unsigned int nextlen;
|
||||
unsigned long flags;
|
||||
u32 reg;
|
||||
|
||||
spin_lock_irqsave(&crc->lock, flags);
|
||||
if (req)
|
||||
@@ -402,13 +405,14 @@ finish_update:
|
||||
ctx->sg_buflen += CHKSUM_DIGEST_SIZE;
|
||||
|
||||
/* set CRC data count before start DMA */
|
||||
crc->regs->datacnt = ctx->sg_buflen >> 2;
|
||||
writel(ctx->sg_buflen >> 2, &crc->regs->datacnt);
|
||||
|
||||
/* setup and enable CRC DMA */
|
||||
bfin_crypto_crc_config_dma(crc);
|
||||
|
||||
/* finally kick off CRC operation */
|
||||
crc->regs->control |= BLKEN;
|
||||
reg = readl(&crc->regs->control);
|
||||
writel(reg | BLKEN, &crc->regs->control);
|
||||
|
||||
return -EINPROGRESS;
|
||||
}
|
||||
@@ -529,14 +533,17 @@ static void bfin_crypto_crc_done_task(unsigned long data)
|
||||
static irqreturn_t bfin_crypto_crc_handler(int irq, void *dev_id)
|
||||
{
|
||||
struct bfin_crypto_crc *crc = dev_id;
|
||||
u32 reg;
|
||||
|
||||
if (crc->regs->status & DCNTEXP) {
|
||||
crc->regs->status = DCNTEXP;
|
||||
if (readl(&crc->regs->status) & DCNTEXP) {
|
||||
writel(DCNTEXP, &crc->regs->status);
|
||||
|
||||
/* prepare results */
|
||||
put_unaligned_le32(crc->regs->result, crc->req->result);
|
||||
put_unaligned_le32(readl(&crc->regs->result),
|
||||
crc->req->result);
|
||||
|
||||
crc->regs->control &= ~BLKEN;
|
||||
reg = readl(&crc->regs->control);
|
||||
writel(reg & ~BLKEN, &crc->regs->control);
|
||||
crc->busy = 0;
|
||||
|
||||
if (crc->req->base.complete)
|
||||
@@ -560,7 +567,7 @@ static int bfin_crypto_crc_suspend(struct platform_device *pdev, pm_message_t st
|
||||
struct bfin_crypto_crc *crc = platform_get_drvdata(pdev);
|
||||
int i = 100000;
|
||||
|
||||
while ((crc->regs->control & BLKEN) && --i)
|
||||
while ((readl(&crc->regs->control) & BLKEN) && --i)
|
||||
cpu_relax();
|
||||
|
||||
if (i == 0)
|
||||
@@ -648,10 +655,11 @@ static int bfin_crypto_crc_probe(struct platform_device *pdev)
|
||||
*/
|
||||
crc->sg_mid_buf = (u8 *)(crc->sg_cpu + ((CRC_MAX_DMA_DESC + 1) << 1));
|
||||
|
||||
crc->regs->control = 0;
|
||||
crc->regs->poly = crc->poly = (u32)pdev->dev.platform_data;
|
||||
writel(0, &crc->regs->control);
|
||||
crc->poly = (u32)pdev->dev.platform_data;
|
||||
writel(crc->poly, &crc->regs->poly);
|
||||
|
||||
while (!(crc->regs->status & LUTDONE) && (--timeout) > 0)
|
||||
while (!(readl(&crc->regs->status) & LUTDONE) && (--timeout) > 0)
|
||||
cpu_relax();
|
||||
|
||||
if (timeout == 0)
|
||||
|
||||
125
drivers/crypto/bfin_crc.h
Normal file
125
drivers/crypto/bfin_crc.h
Normal file
@@ -0,0 +1,125 @@
|
||||
/*
|
||||
* bfin_crc.h - interface to Blackfin CRC controllers
|
||||
*
|
||||
* Copyright 2012 Analog Devices Inc.
|
||||
*
|
||||
* Licensed under the GPL-2 or later.
|
||||
*/
|
||||
|
||||
#ifndef __BFIN_CRC_H__
|
||||
#define __BFIN_CRC_H__
|
||||
|
||||
/* Function driver which use hardware crc must initialize the structure */
|
||||
struct crc_info {
|
||||
/* Input data address */
|
||||
unsigned char *in_addr;
|
||||
/* Output data address */
|
||||
unsigned char *out_addr;
|
||||
/* Input or output bytes */
|
||||
unsigned long datasize;
|
||||
union {
|
||||
/* CRC to compare with that of input buffer */
|
||||
unsigned long crc_compare;
|
||||
/* Value to compare with input data */
|
||||
unsigned long val_verify;
|
||||
/* Value to fill */
|
||||
unsigned long val_fill;
|
||||
};
|
||||
/* Value to program the 32b CRC Polynomial */
|
||||
unsigned long crc_poly;
|
||||
union {
|
||||
/* CRC calculated from the input data */
|
||||
unsigned long crc_result;
|
||||
/* First failed position to verify input data */
|
||||
unsigned long pos_verify;
|
||||
};
|
||||
/* CRC mirror flags */
|
||||
unsigned int bitmirr:1;
|
||||
unsigned int bytmirr:1;
|
||||
unsigned int w16swp:1;
|
||||
unsigned int fdsel:1;
|
||||
unsigned int rsltmirr:1;
|
||||
unsigned int polymirr:1;
|
||||
unsigned int cmpmirr:1;
|
||||
};
|
||||
|
||||
/* Userspace interface */
|
||||
#define CRC_IOC_MAGIC 'C'
|
||||
#define CRC_IOC_CALC_CRC _IOWR('C', 0x01, unsigned int)
|
||||
#define CRC_IOC_MEMCPY_CRC _IOWR('C', 0x02, unsigned int)
|
||||
#define CRC_IOC_VERIFY_VAL _IOWR('C', 0x03, unsigned int)
|
||||
#define CRC_IOC_FILL_VAL _IOWR('C', 0x04, unsigned int)
|
||||
|
||||
|
||||
#ifdef __KERNEL__
|
||||
|
||||
#include <linux/types.h>
|
||||
#include <linux/spinlock.h>
|
||||
#include <linux/miscdevice.h>
|
||||
|
||||
struct crc_register {
|
||||
u32 control;
|
||||
u32 datacnt;
|
||||
u32 datacntrld;
|
||||
u32 __pad_1[2];
|
||||
u32 compare;
|
||||
u32 fillval;
|
||||
u32 datafifo;
|
||||
u32 intren;
|
||||
u32 intrenset;
|
||||
u32 intrenclr;
|
||||
u32 poly;
|
||||
u32 __pad_2[4];
|
||||
u32 status;
|
||||
u32 datacntcap;
|
||||
u32 __pad_3;
|
||||
u32 result;
|
||||
u32 curresult;
|
||||
u32 __pad_4[3];
|
||||
u32 revid;
|
||||
};
|
||||
|
||||
/* CRC_STATUS Masks */
|
||||
#define CMPERR 0x00000002 /* Compare error */
|
||||
#define DCNTEXP 0x00000010 /* datacnt register expired */
|
||||
#define IBR 0x00010000 /* Input buffer ready */
|
||||
#define OBR 0x00020000 /* Output buffer ready */
|
||||
#define IRR 0x00040000 /* Immediate result readt */
|
||||
#define LUTDONE 0x00080000 /* Look-up table generation done */
|
||||
#define FSTAT 0x00700000 /* FIFO status */
|
||||
#define MAX_FIFO 4 /* Max fifo size */
|
||||
|
||||
/* CRC_CONTROL Masks */
|
||||
#define BLKEN 0x00000001 /* Block enable */
|
||||
#define OPMODE 0x000000F0 /* Operation mode */
|
||||
#define OPMODE_OFFSET 4 /* Operation mode mask offset*/
|
||||
#define MODE_DMACPY_CRC 1 /* MTM CRC compute and compare */
|
||||
#define MODE_DATA_FILL 2 /* MTM data fill */
|
||||
#define MODE_CALC_CRC 3 /* MSM CRC compute and compare */
|
||||
#define MODE_DATA_VERIFY 4 /* MSM data verify */
|
||||
#define AUTOCLRZ 0x00000100 /* Auto clear to zero */
|
||||
#define AUTOCLRF 0x00000200 /* Auto clear to one */
|
||||
#define OBRSTALL 0x00001000 /* Stall on output buffer ready */
|
||||
#define IRRSTALL 0x00002000 /* Stall on immediate result ready */
|
||||
#define BITMIRR 0x00010000 /* Mirror bits within each byte of 32-bit input data */
|
||||
#define BITMIRR_OFFSET 16 /* Mirror bits offset */
|
||||
#define BYTMIRR 0x00020000 /* Mirror bytes of 32-bit input data */
|
||||
#define BYTMIRR_OFFSET 17 /* Mirror bytes offset */
|
||||
#define W16SWP 0x00040000 /* Mirror uppper and lower 16-bit word of 32-bit input data */
|
||||
#define W16SWP_OFFSET 18 /* Mirror 16-bit word offset */
|
||||
#define FDSEL 0x00080000 /* FIFO is written after input data is mirrored */
|
||||
#define FDSEL_OFFSET 19 /* Mirror FIFO offset */
|
||||
#define RSLTMIRR 0x00100000 /* CRC result registers are mirrored. */
|
||||
#define RSLTMIRR_OFFSET 20 /* Mirror CRC result offset. */
|
||||
#define POLYMIRR 0x00200000 /* CRC poly register is mirrored. */
|
||||
#define POLYMIRR_OFFSET 21 /* Mirror CRC poly offset. */
|
||||
#define CMPMIRR 0x00400000 /* CRC compare register is mirrored. */
|
||||
#define CMPMIRR_OFFSET 22 /* Mirror CRC compare offset. */
|
||||
|
||||
/* CRC_INTREN Masks */
|
||||
#define CMPERRI 0x02 /* CRC_ERROR_INTR */
|
||||
#define DCNTEXPI 0x10 /* CRC_STATUS_INTR */
|
||||
|
||||
#endif
|
||||
|
||||
#endif
|
||||
Reference in New Issue
Block a user