[media] exynos4-is: Add support for all required clocks
This patch adds 3 more clocks to Exynos4 ISP driver. Enabling them is needed to make the hardware operational. Till now it worked only because those clocks were registered with IGNORE_UNUSED flag and were enabled by default after SoC reset. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Acked-by: Krzysztof Kozlowski <k.kozlowski@samsung.com> Signed-off-by: Mauro Carvalho Chehab <mchehab@s-opensource.com>
此提交包含在:

提交者
Mauro Carvalho Chehab

父節點
6e7122a3c8
當前提交
438236e7c1
@@ -52,6 +52,9 @@ static char *fimc_is_clocks[ISS_CLKS_MAX] = {
|
||||
[ISS_CLK_DRC] = "drc",
|
||||
[ISS_CLK_FD] = "fd",
|
||||
[ISS_CLK_MCUISP] = "mcuisp",
|
||||
[ISS_CLK_GICISP] = "gicisp",
|
||||
[ISS_CLK_PWM_ISP] = "pwm_isp",
|
||||
[ISS_CLK_MCUCTL_ISP] = "mcuctl_isp",
|
||||
[ISS_CLK_UART] = "uart",
|
||||
[ISS_CLK_ISP_DIV0] = "ispdiv0",
|
||||
[ISS_CLK_ISP_DIV1] = "ispdiv1",
|
||||
|
@@ -77,6 +77,9 @@ enum {
|
||||
ISS_CLK_DRC,
|
||||
ISS_CLK_FD,
|
||||
ISS_CLK_MCUISP,
|
||||
ISS_CLK_GICISP,
|
||||
ISS_CLK_PWM_ISP,
|
||||
ISS_CLK_MCUCTL_ISP,
|
||||
ISS_CLK_UART,
|
||||
ISS_GATE_CLKS_MAX,
|
||||
ISS_CLK_ISP_DIV0 = ISS_GATE_CLKS_MAX,
|
||||
|
新增問題並參考
封鎖使用者