fpga: add config complete timeout
Adding timeout for maximum allowed time for FPGA to go to operating mode after a FPGA region has been programmed. Signed-off-by: Alan Tull <atull@opensource.altera.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:

committed by
Greg Kroah-Hartman

parent
061c97d13f
commit
42d5ec9547
@@ -77,11 +77,14 @@ enum fpga_mgr_states {
|
||||
* @flags: boolean flags as defined above
|
||||
* @enable_timeout_us: maximum time to enable traffic through bridge (uSec)
|
||||
* @disable_timeout_us: maximum time to disable traffic through bridge (uSec)
|
||||
* @config_complete_timeout_us: maximum time for FPGA to switch to operating
|
||||
* status in the write_complete op.
|
||||
*/
|
||||
struct fpga_image_info {
|
||||
u32 flags;
|
||||
u32 enable_timeout_us;
|
||||
u32 disable_timeout_us;
|
||||
u32 config_complete_timeout_us;
|
||||
};
|
||||
|
||||
/**
|
||||
|
Reference in New Issue
Block a user