clk: exynos-audss: add support for Exynos 5420
The AudioSS block on Exynos 5420 has an additional clock gate for the ADMA bus clock. Signed-off-by: Andrew Bresticker <abrestic@chromium.org> Acked-by: Mike Turquette <mturquette@linaro.org> Acked-by: Kukjin Kim <kgene.kim@samsung.com> Signed-off-by: Tomasz Figa <t.figa@samsung.com>
This commit is contained in:

committed by
Tomasz Figa

parent
c08ceea3a9
commit
3538a2cf0e
@@ -19,7 +19,8 @@
|
||||
#define EXYNOS_SCLK_I2S 7
|
||||
#define EXYNOS_PCM_BUS 8
|
||||
#define EXYNOS_SCLK_PCM 9
|
||||
#define EXYNOS_ADMA 10
|
||||
|
||||
#define EXYNOS_AUDSS_MAX_CLKS 10
|
||||
#define EXYNOS_AUDSS_MAX_CLKS 11
|
||||
|
||||
#endif
|
||||
|
Reference in New Issue
Block a user