Merge tag 'juno-updates-5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux into arm/dt
ARMv8 Juno/Vexpress/Fast Models updates for v5.10 A few device tree source fixes to make them fully SP804 timer and SP805 watchdog binding compliant. * tag 'juno-updates-5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux: arm64: dts: arm: Fix SP805 clock-names ARM: dts: arm: Fix SP805 clocks ARM: dts: arm: Fix SP804 users Link: https://lore.kernel.org/r/20200908135028.GA10106@bogus Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
@@ -390,7 +390,7 @@
|
||||
compatible = "arm,sp805", "arm,primecell";
|
||||
reg = <0x10010000 0x1000>;
|
||||
clocks = <&wdogclk>, <&pclk>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
||||
@@ -546,7 +546,7 @@
|
||||
interrupt-parent = <&intc_pb11mp>;
|
||||
interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&wdogclk>, <&pclk>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
@@ -556,7 +556,7 @@
|
||||
interrupt-parent = <&intc_pb11mp>;
|
||||
interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&wdogclk>, <&pclk>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
};
|
||||
|
||||
timer01: timer@10011000 {
|
||||
@@ -568,8 +568,8 @@
|
||||
clocks = <&sp810_syscon 0>,
|
||||
<&sp810_syscon 1>,
|
||||
<&pclk>;
|
||||
clock-names = "timerclk0",
|
||||
"timerclk1",
|
||||
clock-names = "timer0clk",
|
||||
"timer1clk",
|
||||
"apb_pclk";
|
||||
};
|
||||
|
||||
@@ -582,8 +582,8 @@
|
||||
clocks = <&sp810_syscon 2>,
|
||||
<&sp810_syscon 3>,
|
||||
<&pclk>;
|
||||
clock-names = "timerclk2",
|
||||
"timerclk3",
|
||||
clock-names = "timer0clk",
|
||||
"timer1clk",
|
||||
"apb_pclk";
|
||||
};
|
||||
|
||||
@@ -645,16 +645,16 @@
|
||||
timer45: timer@10018000 {
|
||||
compatible = "arm,sp804", "arm,primecell";
|
||||
reg = <0x10018000 0x1000>;
|
||||
clocks = <&timclk>, <&pclk>;
|
||||
clock-names = "timer", "apb_pclk";
|
||||
clocks = <&timclk>, <&timclk>, <&pclk>;
|
||||
clock-names = "timer0clk", "timer1clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
timer67: timer@10019000 {
|
||||
compatible = "arm,sp804", "arm,primecell";
|
||||
reg = <0x10019000 0x1000>;
|
||||
clocks = <&timclk>, <&pclk>;
|
||||
clock-names = "timer", "apb_pclk";
|
||||
clocks = <&timclk>, <&timclk>, <&pclk>;
|
||||
clock-names = "timer0clk", "timer1clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
||||
@@ -381,7 +381,7 @@
|
||||
compatible = "arm,sp805", "arm,primecell";
|
||||
reg = <0x1000f000 0x1000>;
|
||||
clocks = <&wdogclk>, <&pclk>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
@@ -389,7 +389,7 @@
|
||||
compatible = "arm,sp805", "arm,primecell";
|
||||
reg = <0x10010000 0x1000>;
|
||||
clocks = <&wdogclk>, <&pclk>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
||||
@@ -161,9 +161,11 @@
|
||||
};
|
||||
|
||||
timer2: dual-timer@2000 {
|
||||
compatible = "arm,sp804";
|
||||
compatible = "arm,sp804", "arm,primecell";
|
||||
reg = <0x2000 0x1000>;
|
||||
clocks = <&sysclk>;
|
||||
clocks = <&sysclk>, <&sysclk>, <&sysclk>;
|
||||
clock-names = "timer0clk", "timer1clk",
|
||||
"apb_pclk";
|
||||
interrupts = <10>;
|
||||
status = "disabled";
|
||||
};
|
||||
@@ -197,8 +199,8 @@
|
||||
arm,primecell-periphid = <0x00141805>;
|
||||
reg = <0x8000 0x1000>;
|
||||
interrupts = <0>;
|
||||
clocks = <&sysclk>;
|
||||
clock-names = "apb_pclk";
|
||||
clocks = <&sysclk>, <&sysclk>;
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
@@ -280,7 +280,7 @@
|
||||
reg = <0x0f0000 0x1000>;
|
||||
interrupts = <0>;
|
||||
clocks = <&v2m_refclk32khz>, <&smbclk>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
};
|
||||
|
||||
v2m_timer01: timer@110000 {
|
||||
|
||||
@@ -198,7 +198,7 @@
|
||||
reg = <0x0f000 0x1000>;
|
||||
interrupts = <0>;
|
||||
clocks = <&v2m_refclk32khz>, <&smbclk>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
};
|
||||
|
||||
v2m_timer01: timer@11000 {
|
||||
|
||||
@@ -87,8 +87,8 @@
|
||||
status = "disabled";
|
||||
reg = <0 0x2b060000 0 0x1000>;
|
||||
interrupts = <0 98 4>;
|
||||
clocks = <&sys_pll>;
|
||||
clock-names = "apb_pclk";
|
||||
clocks = <&sys_pll>, <&sys_pll>;
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
};
|
||||
|
||||
gic: interrupt-controller@2c001000 {
|
||||
|
||||
@@ -128,7 +128,7 @@
|
||||
reg = <0 0x2a490000 0 0x1000>;
|
||||
interrupts = <0 98 4>;
|
||||
clocks = <&oscclk6a>, <&oscclk6a>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
};
|
||||
|
||||
hdlcd@2b000000 {
|
||||
|
||||
@@ -122,8 +122,8 @@
|
||||
reg = <0x100e4000 0x1000>;
|
||||
interrupts = <0 48 4>,
|
||||
<0 49 4>;
|
||||
clocks = <&oscclk2>, <&oscclk2>;
|
||||
clock-names = "timclk", "apb_pclk";
|
||||
clocks = <&oscclk2>, <&oscclk2>, <&oscclk2>;
|
||||
clock-names = "timer0clk", "timer1clk", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
@@ -132,7 +132,7 @@
|
||||
reg = <0x100e5000 0x1000>;
|
||||
interrupts = <0 51 4>;
|
||||
clocks = <&oscclk2>, <&oscclk2>;
|
||||
clock-names = "wdogclk", "apb_pclk";
|
||||
clock-names = "wdog_clk", "apb_pclk";
|
||||
};
|
||||
|
||||
scu@1e000000 {
|
||||
|
||||
Reference in New Issue
Block a user