clk: qcom: handle alpha PLLs with 16bit alpha val registers
Some alpha PLLs have support for only a 16bit programable Alpha Value (as against the default 40bits). Add a flag to handle the 16bit alpha registers Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
This commit is contained in:

committed by
Stephen Boyd

parent
9f4e627702
commit
31256f4892
@@ -35,6 +35,7 @@ struct clk_alpha_pll {
|
||||
const struct pll_vco *vco_table;
|
||||
size_t num_vco;
|
||||
#define SUPPORTS_OFFLINE_REQ BIT(0)
|
||||
#define SUPPORTS_16BIT_ALPHA BIT(1)
|
||||
u8 flags;
|
||||
|
||||
struct clk_regmap clkr;
|
||||
|
Reference in New Issue
Block a user